Blame view
include/configs/M5249EVB.h
5.68 KB
a605aacd8 ColdFire: Add M52... |
1 2 3 4 5 6 |
/* * Configuation settings for the esd TASREG board. * * (C) Copyright 2004 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com * |
3765b3e7b Coding Style clea... |
7 |
* SPDX-License-Identifier: GPL-2.0+ |
a605aacd8 ColdFire: Add M52... |
8 9 10 11 12 13 14 15 16 17 18 19 20 |
*/ /* * board/config.h - configuration options, board specific */ #ifndef _M5249EVB_H #define _M5249EVB_H /* * High Level Configuration Options * (easy to change) */ |
a605aacd8 ColdFire: Add M52... |
21 22 23 |
#define CONFIG_MCFTMR #define CONFIG_MCFUART |
6d0f6bcf3 rename CFG_ macro... |
24 |
#define CONFIG_SYS_UART_PORT (0) |
a605aacd8 ColdFire: Add M52... |
25 26 27 28 29 30 31 32 33 |
#undef CONFIG_WATCHDOG #undef CONFIG_MONITOR_IS_IN_RAM /* no pre-loader required!!! ;-) */ /* * BOOTP options */ #undef CONFIG_BOOTP_BOOTFILESIZE |
a605aacd8 ColdFire: Add M52... |
34 35 36 37 |
/* * Command line configuration. */ |
a605aacd8 ColdFire: Add M52... |
38 |
|
6d0f6bcf3 rename CFG_ macro... |
39 |
#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */ |
a605aacd8 ColdFire: Add M52... |
40 |
#define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */ |
6d0f6bcf3 rename CFG_ macro... |
41 |
#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */ |
a605aacd8 ColdFire: Add M52... |
42 |
|
6d0f6bcf3 rename CFG_ macro... |
43 44 |
#define CONFIG_SYS_MEMTEST_START 0x400 #define CONFIG_SYS_MEMTEST_END 0x380000 |
a605aacd8 ColdFire: Add M52... |
45 |
|
a605aacd8 ColdFire: Add M52... |
46 47 48 |
/* * Clock configuration: enable only one of the following options */ |
6d0f6bcf3 rename CFG_ macro... |
49 50 51 |
#undef CONFIG_SYS_PLL_BYPASS /* bypass PLL for test purpose */ #define CONFIG_SYS_FAST_CLK 1 /* MCF5249 can run at 140MHz */ #define CONFIG_SYS_CLK 132025600 /* MCF5249 can run at 140MHz */ |
a605aacd8 ColdFire: Add M52... |
52 53 54 55 56 57 |
/* * Low Level Configuration Settings * (address mappings, register initial values, etc.) * You should know what you are doing if you make changes here. */ |
6d0f6bcf3 rename CFG_ macro... |
58 59 |
#define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */ #define CONFIG_SYS_MBAR2 0x80000000 |
a605aacd8 ColdFire: Add M52... |
60 61 62 63 |
/*----------------------------------------------------------------------- * Definitions for initial stack pointer and data area (in DPRAM) */ |
6d0f6bcf3 rename CFG_ macro... |
64 |
#define CONFIG_SYS_INIT_RAM_ADDR 0x20000000 |
553f09823 Rename CONFIG_SYS... |
65 |
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in internal SRAM */ |
25ddd1fb0 Replace CONFIG_SY... |
66 |
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf3 rename CFG_ macro... |
67 |
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
a605aacd8 ColdFire: Add M52... |
68 |
|
5296cb1d9 m68k: add archite... |
69 |
#define LDS_BOARD_TEXT \ |
0649cd0d4 Move environment ... |
70 71 |
. = DEFINED(env_offset) ? env_offset : .; \ env/embedded.o(.text); |
5296cb1d9 m68k: add archite... |
72 |
|
0e8d15866 rename CFG_ENV ma... |
73 74 75 |
#define CONFIG_ENV_OFFSET 0x4000 /* Address of Environment Sector*/ #define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */ #define CONFIG_ENV_SECT_SIZE 0x2000 /* see README - env sector total size */ |
a605aacd8 ColdFire: Add M52... |
76 77 78 79 |
/*----------------------------------------------------------------------- * Start addresses for the final memory configuration * (Set up by the startup code) |
6d0f6bcf3 rename CFG_ macro... |
80 |
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
a605aacd8 ColdFire: Add M52... |
81 |
*/ |
6d0f6bcf3 rename CFG_ macro... |
82 83 |
#define CONFIG_SYS_SDRAM_BASE 0x00000000 #define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */ |
012522fef ColdFire: Modules... |
84 |
#define CONFIG_SYS_FLASH_BASE (CONFIG_SYS_CS0_BASE) |
a605aacd8 ColdFire: Add M52... |
85 86 87 88 |
#if 0 /* test-only */ #define CONFIG_PRAM 512 /* test-only for SDRAM problem!!!!!!!!!!!!!!!!!!!! */ #endif |
6d0f6bcf3 rename CFG_ macro... |
89 |
#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) |
a605aacd8 ColdFire: Add M52... |
90 |
|
6d0f6bcf3 rename CFG_ macro... |
91 92 93 |
#define CONFIG_SYS_MONITOR_LEN 0x20000 #define CONFIG_SYS_MALLOC_LEN (1 * 1024*1024) /* Reserve 1 MB for malloc() */ #define CONFIG_SYS_BOOTPARAMS_LEN 64*1024 |
a605aacd8 ColdFire: Add M52... |
94 95 96 97 98 99 |
/* * For booting Linux, the board info and command line data * have to be in the first 8 MB of memory, since this is * the maximum mapped by the Linux kernel during initialization ?? */ |
6d0f6bcf3 rename CFG_ macro... |
100 |
#define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20)) |
a605aacd8 ColdFire: Add M52... |
101 102 103 104 |
/*----------------------------------------------------------------------- * FLASH organization */ |
6d0f6bcf3 rename CFG_ macro... |
105 106 |
#define CONFIG_SYS_FLASH_CFI #ifdef CONFIG_SYS_FLASH_CFI |
a605aacd8 ColdFire: Add M52... |
107 |
|
00b1883a4 drivers/mtd: Move... |
108 |
# define CONFIG_FLASH_CFI_DRIVER 1 |
6d0f6bcf3 rename CFG_ macro... |
109 110 111 112 113 114 115 |
# define CONFIG_SYS_FLASH_SIZE 0x1000000 /* Max size that the board might have */ # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT # define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ # define CONFIG_SYS_MAX_FLASH_SECT 137 /* max number of sectors on one chip */ # define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */ # define CONFIG_SYS_FLASH_CHECKSUM # define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } |
a605aacd8 ColdFire: Add M52... |
116 117 118 119 120 |
#endif /*----------------------------------------------------------------------- * Cache Configuration */ |
6d0f6bcf3 rename CFG_ macro... |
121 |
#define CONFIG_SYS_CACHELINE_SIZE 16 |
a605aacd8 ColdFire: Add M52... |
122 |
|
dd9f054ed ColdFire: Cache u... |
123 |
#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f09823 Rename CONFIG_SYS... |
124 |
CONFIG_SYS_INIT_RAM_SIZE - 8) |
dd9f054ed ColdFire: Cache u... |
125 |
#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f09823 Rename CONFIG_SYS... |
126 |
CONFIG_SYS_INIT_RAM_SIZE - 4) |
dd9f054ed ColdFire: Cache u... |
127 128 129 130 131 132 133 134 135 |
#define CONFIG_SYS_ICACHE_INV (CF_CACR_DCM) #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_FLASH_BASE | \ CF_ADDRMASK(2) | \ CF_ACR_EN | CF_ACR_SM_ALL) #define CONFIG_SYS_CACHE_ACR1 (CONFIG_SYS_SDRAM_BASE | \ CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ CF_ACR_EN | CF_ACR_SM_ALL) #define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CEIB | \ CF_CACR_DBWE) |
a605aacd8 ColdFire: Add M52... |
136 137 138 139 140 |
/*----------------------------------------------------------------------- * Memory bank definitions */ /* CS0 - AMD Flash, address 0xffc00000 */ |
012522fef ColdFire: Modules... |
141 142 |
#define CONFIG_SYS_CS0_BASE 0xffe00000 #define CONFIG_SYS_CS0_CTRL 0x00001980 /* WS=0110, AA=1, PS=10 */ |
a605aacd8 ColdFire: Add M52... |
143 |
/** Note: There is a CSMR0/DRAM vector problem, need to disable C/I ***/ |
012522fef ColdFire: Modules... |
144 |
#define CONFIG_SYS_CS0_MASK 0x003f0021 /* 4MB, AA=0, WP=0, C/I=1, V=1 */ |
a605aacd8 ColdFire: Add M52... |
145 146 |
/* CS1 - FPGA, address 0xe0000000 */ |
012522fef ColdFire: Modules... |
147 148 149 |
#define CONFIG_SYS_CS1_BASE 0xe0000000 #define CONFIG_SYS_CS1_CTRL 0x00000d80 /* WS=0011, AA=1, PS=10 */ #define CONFIG_SYS_CS1_MASK 0x00010001 /* 128kB, AA=0, WP=0, C/I=0, V=1*/ |
a605aacd8 ColdFire: Add M52... |
150 151 152 153 |
/*----------------------------------------------------------------------- * Port configuration */ |
6d0f6bcf3 rename CFG_ macro... |
154 155 156 157 158 159 160 |
#define CONFIG_SYS_GPIO_FUNC 0x00000008 /* Set gpio pins: none */ #define CONFIG_SYS_GPIO1_FUNC 0x00df00f0 /* 36-39(SWITCH),48-52(FPGAs),54*/ #define CONFIG_SYS_GPIO_EN 0x00000008 /* Set gpio output enable */ #define CONFIG_SYS_GPIO1_EN 0x00c70000 /* Set gpio output enable */ #define CONFIG_SYS_GPIO_OUT 0x00000008 /* Set outputs to default state */ #define CONFIG_SYS_GPIO1_OUT 0x00c70000 /* Set outputs to default state */ #define CONFIG_SYS_GPIO1_LED 0x00400000 /* user led */ |
a605aacd8 ColdFire: Add M52... |
161 162 |
#endif /* M5249 */ |