Blame view
include/configs/el6x_common.h
3.11 KB
8be4f40ec mx6: add support ... |
1 2 3 4 5 6 7 8 9 10 11 12 |
/* * Copyright (C) Stefano Babic <sbabic@denx.de> * * Configuration settings for the E+L i.MX6Q DO82 board. * * SPDX-License-Identifier: GPL-2.0+ */ #ifndef __EL6Q_COMMON_CONFIG_H #define __EL6Q_COMMON_CONFIG_H #define CONFIG_BOARD_NAME EL6Q |
8be4f40ec mx6: add support ... |
13 14 15 16 17 18 |
#include "mx6_common.h" #define CONFIG_IMX_THERMAL /* Size of malloc() pool */ #define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M) |
8be4f40ec mx6: add support ... |
19 20 21 |
#define CONFIG_MXC_UART #ifdef CONFIG_SPL |
8be4f40ec mx6: add support ... |
22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 |
#define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024) #define CONFIG_SPL_SPI_LOAD #include "imx6_spl.h" #endif /* MMC Configs */ #define CONFIG_SYS_FSL_ESDHC_ADDR 0 #define CONFIG_SYS_FSL_USDHC_NUM 2 /* I2C config */ #define CONFIG_SYS_I2C #define CONFIG_SYS_I2C_MXC #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ #define CONFIG_SYS_I2C_SPEED 100000 /* PMIC */ #define CONFIG_POWER #define CONFIG_POWER_I2C #define CONFIG_POWER_PFUZE100 #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08 /* Commands */ |
8be4f40ec mx6: add support ... |
46 47 48 49 50 51 52 53 |
#define CONFIG_SF_DEFAULT_BUS 3 #define CONFIG_SF_DEFAULT_CS 0 #define CONFIG_SF_DEFAULT_SPEED 20000000 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0 /* allow to overwrite serial and ethaddr */ #define CONFIG_ENV_OVERWRITE #define CONFIG_MXC_UART_BASE UART2_BASE |
8be4f40ec mx6: add support ... |
54 |
|
8be4f40ec mx6: add support ... |
55 56 57 58 59 60 61 |
#define CONFIG_BOARD_NAME EL6Q #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG #define CONFIG_EXTRA_ENV_SETTINGS \ "board="__stringify(CONFIG_BOARD_NAME)"\0" \ "cma_size="__stringify(EL6Q_CMA_SIZE)"\0" \ "chp_size="__stringify(EL6Q_COHERENT_POOL_SIZE)"\0" \ |
12ca05a38 config: Drop CONF... |
62 |
"console=" CONSOLE_DEV "\0" \ |
8be4f40ec mx6: add support ... |
63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 |
"fdtfile=undefined\0" \ "fdt_high=0xffffffff\0" \ "fdt_addr_r=0x18000000\0" \ "fdt_addr=0x18000000\0" \ "findfdt=setenv fdtfile " CONFIG_DEFAULT_FDT_FILE "\0" \ "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \ "scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \ "pxefile_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \ BOOTENV #define BOOT_TARGET_DEVICES(func) \ func(MMC, mmc, 0) \ func(MMC, mmc, 1) \ func(PXE, PXE, na) \ func(DHCP, dhcp, na) |
8be4f40ec mx6: add support ... |
78 79 80 81 82 83 84 85 86 |
#include <config_distro_bootcmd.h> #define CONFIG_ARP_TIMEOUT 200UL #define CONFIG_CMD_MEMTEST #define CONFIG_SYS_MEMTEST_START 0x10000000 #define CONFIG_SYS_MEMTEST_END 0x10800000 #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000 |
8be4f40ec mx6: add support ... |
87 88 89 90 91 92 93 94 95 96 97 98 |
/* Physical Memory Map */ #define CONFIG_NR_DRAM_BANKS 1 #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE #define CONFIG_SYS_INIT_SP_OFFSET \ (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) #define CONFIG_SYS_INIT_SP_ADDR \ (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) |
e856bdcfb flash: complete C... |
99 |
/* environment organization */ |
8be4f40ec mx6: add support ... |
100 101 |
#define CONFIG_ENV_SIZE (8 * 1024) |
8be4f40ec mx6: add support ... |
102 103 104 105 106 107 108 |
#if defined(CONFIG_ENV_IS_IN_MMC) #define CONFIG_SYS_MMC_ENV_DEV 1 #define CONFIG_SYS_MMC_ENV_PART 2 #define CONFIG_ENV_OFFSET 0x0 #endif #endif /* __EL6Q_COMMON_CONFIG_H */ |