Blame view
include/configs/imx8mq_arm2.h
9.78 KB
3c3a9e90f MLK-17109-4 imx8m... |
1 2 3 4 5 6 7 8 9 10 11 |
/* * Copyright 2017 NXP * * SPDX-License-Identifier: GPL-2.0+ */ #ifndef __IMX8M_ARM2_H #define __IMX8M_ARM2_H #include <linux/sizes.h> #include <asm/arch/imx-regs.h> |
bde4bc6cd MLK-19660 imx8mq_... |
12 |
#include "imx_env.h" |
3c3a9e90f MLK-17109-4 imx8m... |
13 14 15 16 17 18 |
#ifdef CONFIG_SECURE_BOOT #define CONFIG_CSF_SIZE 0x2000 /* 8K region */ #endif #define CONFIG_SPL_TEXT_BASE 0x7E1000 |
225fa189f MLK-19524: config... |
19 |
#define CONFIG_SPL_MAX_SIZE (148 * 1024) |
3c3a9e90f MLK-17109-4 imx8m... |
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 |
#define CONFIG_SYS_MONITOR_LEN (512 * 1024) #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 #ifdef CONFIG_SPL_BUILD /*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/ #define CONFIG_SPL_WATCHDOG_SUPPORT #define CONFIG_SPL_DRIVERS_MISC_SUPPORT #define CONFIG_SPL_POWER_SUPPORT #define CONFIG_SPL_I2C_SUPPORT #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" #define CONFIG_SPL_STACK 0x187FF0 #define CONFIG_SPL_LIBCOMMON_SUPPORT #define CONFIG_SPL_LIBGENERIC_SUPPORT #define CONFIG_SPL_SERIAL_SUPPORT #define CONFIG_SPL_GPIO_SUPPORT #define CONFIG_SPL_MMC_SUPPORT #define CONFIG_SPL_BSS_START_ADDR 0x00180000 #define CONFIG_SPL_BSS_MAX_SIZE 0x2000 /* 8 KB */ |
de084efbc MLK-17153-2 imx8m... |
40 41 |
#define CONFIG_SYS_SPL_MALLOC_START 0x42200000 #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 /* 512 KB */ |
3c3a9e90f MLK-17109-4 imx8m... |
42 43 |
#define CONFIG_SYS_ICACHE_OFF #define CONFIG_SYS_DCACHE_OFF |
de084efbc MLK-17153-2 imx8m... |
44 |
#define CONFIG_MALLOC_F_ADDR 0x182000 /* malloc f used before GD_FLG_FULL_MALLOC_INIT set */ |
3c3a9e90f MLK-17109-4 imx8m... |
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 |
#define CONFIG_SPL_ABORT_ON_RAW_IMAGE /* For RAW image gives a error info not panic */ #undef CONFIG_DM_MMC #undef CONFIG_DM_PMIC #undef CONFIG_DM_PMIC_PFUZE100 #define CONFIG_SYS_I2C #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG #define CONFIG_POWER #define CONFIG_POWER_I2C #define CONFIG_POWER_PFUZE100 #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08 #if defined(CONFIG_NAND_BOOT) #define CONFIG_SPL_NAND_SUPPORT #define CONFIG_SPL_DMA_SUPPORT #define CONFIG_SPL_NAND_MXS #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x4000000 /* Put the FIT out of first 64MB boot area */ |
48d58d07b MLK-20664-3 imx8m... |
68 69 70 71 |
/* Set a redundant offset in nand FIT mtdpart. The new uuu will burn full boot image (not only FIT part) to the mtdpart, so we check both two offsets */ #define CONFIG_SYS_NAND_U_BOOT_OFFS_REDUND \ (CONFIG_SYS_NAND_U_BOOT_OFFS + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512 - 0x8400) |
3c3a9e90f MLK-17109-4 imx8m... |
72 |
#endif |
3c3a9e90f MLK-17109-4 imx8m... |
73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 |
#endif /* CONFIG_SPL_BUILD*/ #define CONFIG_REMAKE_ELF #define CONFIG_BOARD_EARLY_INIT_F #define CONFIG_BOARD_POSTCLK_INIT #define CONFIG_BOARD_LATE_INIT /* Flat Device Tree Definitions */ #define CONFIG_OF_BOARD_SETUP #undef CONFIG_CMD_EXPORTENV #undef CONFIG_CMD_IMPORTENV #undef CONFIG_CMD_IMLS #undef CONFIG_CMD_CRC32 #undef CONFIG_BOOTM_NETBSD /* ENET Config */ /* ENET1 */ #if defined(CONFIG_CMD_NET) #define CONFIG_CMD_PING #define CONFIG_CMD_DHCP #define CONFIG_CMD_MII #define CONFIG_MII #define CONFIG_ETHPRIME "FEC" #define CONFIG_FEC_MXC #define FEC_QUIRK_ENET_MAC #define IMX_FEC_BASE 0x30BE0000 #define CONFIG_PHYLIB #ifdef CONFIG_TARGET_IMX8MQ_DDR3L_ARM2 #define CONFIG_FEC_XCV_TYPE RMII #define CONFIG_PHY_REALTEK #define CONFIG_FEC_MXC_PHYADDR 3 #else #define CONFIG_FEC_MXC_PHYADDR 0 #define CONFIG_FEC_XCV_TYPE RGMII #define CONFIG_PHY_ATHEROS #define CONFIG_PHY_GIGE #endif #endif #ifdef CONFIG_NAND_BOOT |
ab8d565f8 MLK-19602 imx8mq_... |
122 |
#define MFG_NAND_PARTITION "mtdparts=gpmi-nand:64m(nandboot),16m(nandfit),32m(nandkernel),16m(nanddtb),8m(nandtee),-(nandrootfs) " |
3c3a9e90f MLK-17109-4 imx8m... |
123 124 125 |
#endif #define CONFIG_MFG_ENV_SETTINGS \ |
ab8d565f8 MLK-19602 imx8mq_... |
126 |
CONFIG_MFG_ENV_SETTINGS_DEFAULT \ |
3c3a9e90f MLK-17109-4 imx8m... |
127 |
"initrd_addr=0x43800000\0" \ |
7c10aa87f MLK-19458 imx8/im... |
128 |
"initrd_high=0xffffffffffffffff\0" \ |
ab8d565f8 MLK-19602 imx8mq_... |
129 130 |
"emmc_dev=0\0"\ "sd_dev=1\0" \ |
3c3a9e90f MLK-17109-4 imx8m... |
131 132 133 134 135 136 137 |
/* Initial environment variables */ #if defined(CONFIG_NAND_BOOT) #define CONFIG_EXTRA_ENV_SETTINGS \ CONFIG_MFG_ENV_SETTINGS \ "fdt_addr=0x43000000\0" \ "fdt_high=0xffffffffffffffff\0" \ |
ab8d565f8 MLK-19602 imx8mq_... |
138 |
"mtdparts=" MFG_NAND_PARTITION "\0" \ |
3c3a9e90f MLK-17109-4 imx8m... |
139 140 141 142 143 |
"console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200\0" \ "bootargs=console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200 ubi.mtd=5 " \ "root=ubi0:rootfs rootfstype=ubifs " \ MFG_NAND_PARTITION \ "\0" \ |
0d622f265 MLK-19593: imx8: ... |
144 |
"bootcmd=nand read ${loadaddr} 0x5000000 0x2000000;"\ |
3c3a9e90f MLK-17109-4 imx8m... |
145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 |
"nand read ${fdt_addr} 0x7000000 0x100000;"\ "booti ${loadaddr} - ${fdt_addr}" #else #define CONFIG_EXTRA_ENV_SETTINGS \ CONFIG_MFG_ENV_SETTINGS \ "script=boot.scr\0" \ "image=Image\0" \ "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200\0" \ "fdt_addr=0x43000000\0" \ "fdt_high=0xffffffffffffffff\0" \ "boot_fdt=try\0" \ "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \ "initrd_addr=0x43800000\0" \ "initrd_high=0xffffffffffffffff\0" \ "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \ "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \ "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \ "mmcautodetect=yes\0" \ "mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \ "loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ "bootscript=echo Running bootscript from mmc ...; " \ "source\0" \ "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ "mmcboot=echo Booting from mmc ...; " \ "run mmcargs; " \ "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ "if run loadfdt; then " \ "booti ${loadaddr} - ${fdt_addr}; " \ "else " \ "echo WARN: Cannot load the DT; " \ "fi; " \ "else " \ "echo wait for boot; " \ "fi;\0" \ "netargs=setenv bootargs console=${console} " \ "root=/dev/nfs " \ "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ "netboot=echo Booting from net ...; " \ "run netargs; " \ "if test ${ip_dyn} = yes; then " \ "setenv get_cmd dhcp; " \ "else " \ "setenv get_cmd tftp; " \ "fi; " \ "${get_cmd} ${loadaddr} ${image}; " \ "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ "booti ${loadaddr} - ${fdt_addr}; " \ "else " \ "echo WARN: Cannot load the DT; " \ "fi; " \ "else " \ "booti; " \ "fi;\0" #define CONFIG_BOOTCOMMAND \ "mmc dev ${mmcdev}; if mmc rescan; then " \ "if run loadbootscript; then " \ "run bootscript; " \ "else " \ "if run loadimage; then " \ "run mmcboot; " \ "else run netboot; " \ "fi; " \ "fi; " \ "else booti ${loadaddr} - ${fdt_addr}; fi" #endif /* Link Definitions */ #define CONFIG_LOADADDR 0x40480000 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR #define CONFIG_SYS_INIT_RAM_ADDR 0x40000000 #define CONFIG_SYS_INIT_RAM_SIZE 0x80000 #define CONFIG_SYS_INIT_SP_OFFSET \ (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) #define CONFIG_SYS_INIT_SP_ADDR \ (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) #define CONFIG_ENV_SIZE 0x1000 #ifdef CONFIG_NAND_BOOT #define CONFIG_ENV_OFFSET (60 << 20) #else #define CONFIG_ENV_OVERWRITE #define CONFIG_ENV_OFFSET (64 * SZ_64K) #endif #define CONFIG_SYS_MMC_ENV_DEV 1 /* USDHC2 */ #define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */ /* Size of malloc() pool */ #define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (2*1024)) * 1024) #define CONFIG_SYS_SDRAM_BASE 0x40000000 #define PHYS_SDRAM 0x40000000 #ifdef CONFIG_TARGET_IMX8MQ_DDR3L_ARM2 #define PHYS_SDRAM_SIZE 0x80000000 /* 2GB DDR3L for two rank */ |
b84752f6d MLK-20051-2 imx8m... |
246 |
#define CONFIG_NR_DRAM_BANKS 1 |
3c3a9e90f MLK-17109-4 imx8m... |
247 |
#else |
b84752f6d MLK-20051-2 imx8m... |
248 249 250 251 |
#define PHYS_SDRAM_SIZE 0xc0000000 /* 3GB */ #define PHYS_SDRAM_2 0x100000000 #define PHYS_SDRAM_2_SIZE 0x40000000 /* 1GB */ #define CONFIG_NR_DRAM_BANKS 2 |
3c3a9e90f MLK-17109-4 imx8m... |
252 |
#endif |
b84752f6d MLK-20051-2 imx8m... |
253 |
|
3c3a9e90f MLK-17109-4 imx8m... |
254 |
|
26aab18d0 MLK-18901-2 imx8m... |
255 256 |
#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (PHYS_SDRAM_SIZE >> 1)) |
3c3a9e90f MLK-17109-4 imx8m... |
257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 |
#define CONFIG_BAUDRATE 115200 #define CONFIG_MXC_UART #define CONFIG_MXC_UART_BASE UART1_BASE_ADDR /* Monitor Command Prompt */ #undef CONFIG_SYS_PROMPT #define CONFIG_SYS_PROMPT "u-boot=> " #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " #define CONFIG_SYS_CBSIZE 1024 #define CONFIG_SYS_MAXARGS 64 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ sizeof(CONFIG_SYS_PROMPT) + 16) #define CONFIG_IMX_BOOTAUX #define CONFIG_CMD_MMC #define CONFIG_FSL_ESDHC #define CONFIG_FSL_USDHC #define CONFIG_SYS_FSL_USDHC_NUM 2 #define CONFIG_SYS_FSL_ESDHC_ADDR 0 #define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */ #define CONFIG_SYS_MMC_IMG_LOAD_PART 1 #ifdef CONFIG_FSL_QSPI #define CONFIG_CMD_SF #define CONFIG_SPI_FLASH #define CONFIG_SPI_FLASH_GIGADEVICE #define CONFIG_SF_DEFAULT_BUS 0 #define CONFIG_SF_DEFAULT_CS 1 #define CONFIG_SF_DEFAULT_SPEED 40000000 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0 #define FSL_QSPI_FLASH_SIZE (SZ_2M) #define FSL_QSPI_FLASH_NUM 2 #endif #define CONFIG_MXC_GPIO #define CONFIG_MXC_OCOTP #define CONFIG_CMD_FUSE /* I2C Configs */ #define CONFIG_SYS_I2C_SPEED 100000 #ifdef CONFIG_CMD_NAND #define CONFIG_NAND_MXS #define CONFIG_CMD_NAND_TRIMFFS /* NAND stuff */ #define CONFIG_SYS_MAX_NAND_DEVICE 1 #define CONFIG_SYS_NAND_BASE 0x20000000 #define CONFIG_SYS_NAND_5_ADDR_CYCLE #define CONFIG_SYS_NAND_ONFI_DETECTION /* DMA stuff, needed for GPMI/MXS NAND support */ #define CONFIG_APBH_DMA #define CONFIG_APBH_DMA_BURST #define CONFIG_APBH_DMA_BURST8 #ifdef CONFIG_CMD_UBI #define CONFIG_MTD_PARTITIONS #define CONFIG_MTD_DEVICE #endif #endif /* USB configs */ #ifndef CONFIG_SPL_BUILD |
3c3a9e90f MLK-17109-4 imx8m... |
329 330 331 332 |
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 #define CONFIG_CMD_USB #define CONFIG_USB_STORAGE |
3c3a9e90f MLK-17109-4 imx8m... |
333 |
#define CONFIG_USBD_HS |
3c3a9e90f MLK-17109-4 imx8m... |
334 335 |
#define CONFIG_CMD_USB_MASS_STORAGE #define CONFIG_USB_GADGET_MASS_STORAGE |
3c3a9e90f MLK-17109-4 imx8m... |
336 |
#define CONFIG_USB_GADGET_VBUS_DRAW 2 |
3c3a9e90f MLK-17109-4 imx8m... |
337 |
#define CONFIG_USB_FUNCTION_MASS_STORAGE |
3c3a9e90f MLK-17109-4 imx8m... |
338 |
#endif |
225fa189f MLK-19524: config... |
339 340 |
#define CONFIG_SERIAL_TAG #define CONFIG_FASTBOOT_USB_DEV 0 |
3c3a9e90f MLK-17109-4 imx8m... |
341 342 343 |
#define CONFIG_OF_SYSTEM_SETUP #endif |