Blame view
include/configs/imx8qm_arm2.h
13.5 KB
870e8a949 MLK-18161-5 imx8q... |
1 2 3 4 5 6 7 8 9 10 11 |
/* * Copyright 2017-2018 NXP * * SPDX-License-Identifier: GPL-2.0+ */ #ifndef __IMX8QM_ARM2_H #define __IMX8QM_ARM2_H #include <linux/sizes.h> #include <asm/arch/imx-regs.h> |
91bf1f077 MLK-19182-2 iMX8Q... |
12 |
#ifdef CONFIG_SPL_BUILD |
77ee38dd2 MLK-21277: imx8qm... |
13 14 |
#define CONFIG_PARSE_CONTAINER |
91bf1f077 MLK-19182-2 iMX8Q... |
15 16 17 18 19 20 |
#define CONFIG_SPL_TEXT_BASE 0x0 #define CONFIG_SPL_MAX_SIZE (124 * 1024) #define CONFIG_SYS_MONITOR_LEN (1024 * 1024) #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x1040 /* (flash.bin_offset + 2Mb)/sector_size */ #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 0 |
77ee38dd2 MLK-21277: imx8qm... |
21 |
#define CONFIG_SYS_UBOOT_BASE 0x08281000 |
91bf1f077 MLK-19182-2 iMX8Q... |
22 23 24 25 26 27 28 29 30 31 32 |
#define CONFIG_SPL_WATCHDOG_SUPPORT #define CONFIG_SPL_DRIVERS_MISC_SUPPORT #define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" #define CONFIG_SPL_STACK 0x013E000 #define CONFIG_SPL_LIBCOMMON_SUPPORT #define CONFIG_SPL_LIBGENERIC_SUPPORT #define CONFIG_SPL_SERIAL_SUPPORT #define CONFIG_SPL_BSS_START_ADDR 0x00128000 #define CONFIG_SPL_BSS_MAX_SIZE 0x1000 /* 4 KB */ #define CONFIG_SYS_SPL_MALLOC_START 0x00120000 |
77ee38dd2 MLK-21277: imx8qm... |
33 |
#define CONFIG_SYS_SPL_MALLOC_SIZE 0x18000 /* 12 KB */ |
91bf1f077 MLK-19182-2 iMX8Q... |
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 |
#define CONFIG_SERIAL_LPUART_BASE 0x5a060000 #define CONFIG_SYS_ICACHE_OFF #define CONFIG_SYS_DCACHE_OFF #define CONFIG_MALLOC_F_ADDR 0x00120000 /* malloc f used before GD_FLG_FULL_MALLOC_INIT set */ #define CONFIG_SPL_RAW_IMAGE_ARM_TRUSTED_FIRMWARE #define CONFIG_SPL_ABORT_ON_RAW_IMAGE /* For RAW image gives a error info not panic */ #define CONFIG_OF_EMBED #define CONFIG_ATF_TEXT_BASE 0x80000000 #define CONFIG_SYS_ATF_START 0x80000000 /* #define CONFIG_FIT */ /* Since the SPL runs before ATF, MU1 will not be started yet, so use MU0 */ #define SC_IPC_CH SC_IPC_AP_CH0 #endif |
870e8a949 MLK-18161-5 imx8q... |
52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 |
#define CONFIG_REMAKE_ELF #define CONFIG_BOARD_EARLY_INIT_F #define CONFIG_ARCH_MISC_INIT /* Flat Device Tree Definitions */ #define CONFIG_OF_BOARD_SETUP #undef CONFIG_CMD_EXPORTENV #undef CONFIG_CMD_IMPORTENV #undef CONFIG_CMD_IMLS #undef CONFIG_CMD_CRC32 #undef CONFIG_BOOTM_NETBSD #define CONFIG_FSL_ESDHC #define CONFIG_FSL_USDHC #define CONFIG_SYS_FSL_ESDHC_ADDR 0 #define USDHC1_BASE_ADDR 0x5B010000 #define USDHC2_BASE_ADDR 0x5B020000 #define USDHC3_BASE_ADDR 0x5B030000 #ifdef CONFIG_TARGET_IMX8QM_LPDDR4_ARM2 #define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */ #endif #define CONFIG_ENV_OVERWRITE #define CONFIG_SCSI #define CONFIG_SCSI_AHCI #define CONFIG_SCSI_AHCI_PLAT #define CONFIG_SYS_SCSI_MAX_SCSI_ID 1 #define CONFIG_CMD_SCSI #define CONFIG_LIBATA #define CONFIG_SYS_SCSI_MAX_LUN 1 #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN) #define CONFIG_SYS_SCSI_MAXDEVICE CONFIG_SYS_SCSI_MAX_DEVICE #define CONFIG_SYS_SATA_MAX_DEVICE 1 #define CONFIG_SATA_IMX #define CONFIG_FSL_HSIO #define CONFIG_PCIE_IMX8X #define CONFIG_CMD_PCI #define CONFIG_PCI #define CONFIG_PCI_PNP #define CONFIG_PCI_SCAN_SHOW #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG /* FUSE command */ #define CONFIG_CMD_FUSE /* GPIO configs */ #define CONFIG_MXC_GPIO /* ENET Config */ #define CONFIG_MII #define CONFIG_FEC_MXC #define CONFIG_FEC_XCV_TYPE RGMII #define FEC_QUIRK_ENET_MAC #define CONFIG_PHY_GIGE /* Support for 1000BASE-X */ #define CONFIG_PHYLIB #define CONFIG_PHY_ATHEROS /* ENET0 connects AR8031 on CPU board, ENET1 connects to base board */ #define CONFIG_FEC_ENET_DEV 0 #if (CONFIG_FEC_ENET_DEV == 0) #define IMX_FEC_BASE 0x5B040000 #define CONFIG_FEC_MXC_PHYADDR 0x0 #define CONFIG_ETHPRIME "eth0" #elif (CONFIG_FEC_ENET_DEV == 1) #define IMX_FEC_BASE 0x5B050000 #define CONFIG_FEC_MXC_PHYADDR 0x1 #define CONFIG_FEC_ENABLE_MAX7322 #define CONFIG_ETHPRIME "eth1" #endif /* ENET0 MDIO are shared */ #define CONFIG_FEC_MXC_MDIO_BASE 0x5B040000 #define CONFIG_LIB_RAND #define CONFIG_NET_RANDOM_ETHADDR /* MAX7322 */ #ifdef CONFIG_FEC_ENABLE_MAX7322 #define CONFIG_MAX7322_I2C_ADDR 0x68 #define CONFIG_MAX7322_I2C_BUS 2 /* I2C2 */ #endif |
e469bf980 MLK-19064 imx8qm:... |
141 142 143 144 145 |
#ifdef CONFIG_AHAB_BOOT #define AHAB_ENV "sec_boot=yes\0" #else #define AHAB_ENV "sec_boot=no\0" #endif |
870e8a949 MLK-18161-5 imx8q... |
146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 |
/* Boot M4 */ #define M4_BOOT_ENV \ "m4_0_image=m4_0.bin\0" \ "m4_1_image=m4_1.bin\0" \ "loadm4image_0=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${m4_0_image}\0" \ "loadm4image_1=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${m4_1_image}\0" \ "m4boot_0=run loadm4image_0; dcache flush; bootaux ${loadaddr} 0\0" \ "m4boot_1=run loadm4image_1; dcache flush; bootaux ${loadaddr} 1\0" \ #ifdef CONFIG_NAND_BOOT #define MFG_NAND_PARTITION "mtdparts=gpmi-nand:128m(boot),32m(kernel),16m(dtb),8m(misc),-(rootfs) " #else #define MFG_NAND_PARTITION "" #endif #define CONFIG_MFG_ENV_SETTINGS \ "mfgtool_args=setenv bootargs console=${console},${baudrate} " \ "rdinit=/linuxrc " \ "g_mass_storage.stall=0 g_mass_storage.removable=1 " \ "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\ "g_mass_storage.iSerialNumber=\"\" "\ MFG_NAND_PARTITION \ "clk_ignore_unused "\ "\0" \ |
e448aa707 MLK-20760-2 imx8q... |
170 |
"initrd_addr=0x83100000\0" \ |
7c10aa87f MLK-19458 imx8/im... |
171 |
"initrd_high=0xffffffffffffffff\0" \ |
870e8a949 MLK-18161-5 imx8q... |
172 |
"bootcmd_mfg=run mfgtool_args;booti ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \ |
d705425c6 MLK-18168 imx8qm_... |
173 |
#define XEN_BOOT_ENV \ |
53d8f8832 MLK-19203 configs... |
174 175 |
"xenhyper_bootargs=console=dtuart dtuart=/serial@5a060000 dom0_mem=2048M dom0_max_vcpus=2 dom0_vcpus_pin=true hmp-unsafe=true\0" \ "xenlinux_bootargs= \0" \ |
d705425c6 MLK-18168 imx8qm_... |
176 |
"xenlinux_console=hvc0 earlycon=xen\0" \ |
7dea0df52 MLK-18172-2: imx8... |
177 |
"xenlinux_addr=0x85000000\0" \ |
3d99b1667 MLK-19882 imx8qm/... |
178 |
"dom0fdt_file=fsl-imx8qm-lpddr4-arm2-dom0.dtb\0" \ |
d705425c6 MLK-18168 imx8qm_... |
179 180 |
"xenboot_common=" \ "${get_cmd} ${loadaddr} xen;" \ |
3d99b1667 MLK-19882 imx8qm/... |
181 |
"${get_cmd} ${fdt_addr} ${dom0fdt_file};" \ |
7dea0df52 MLK-18172-2: imx8... |
182 |
"${get_cmd} ${xenlinux_addr} ${image};" \ |
d705425c6 MLK-18168 imx8qm_... |
183 184 |
"fdt addr ${fdt_addr};" \ "fdt resize 256;" \ |
7dea0df52 MLK-18172-2: imx8... |
185 |
"fdt set /chosen/module@0 reg <0x00000000 ${xenlinux_addr} 0x00000000 0x${filesize}>; " \ |
d705425c6 MLK-18168 imx8qm_... |
186 187 |
"fdt set /chosen/module@0 bootargs \"${bootargs} ${xenlinux_bootargs}\"; " \ "setenv bootargs ${xenhyper_bootargs};" \ |
53d8f8832 MLK-19203 configs... |
188 |
"scu_rm dtb ${fdt_addr};" \ |
d705425c6 MLK-18168 imx8qm_... |
189 190 191 192 193 194 195 196 197 198 199 200 201 202 |
"booti ${loadaddr} - ${fdt_addr};" \ "\0" \ "xennetboot=" \ "setenv get_cmd dhcp;" \ "setenv console ${xenlinux_console};" \ "run netargs;" \ "run xenboot_common;" \ "\0" \ "xenmmcboot=" \ "setenv get_cmd \"fatload mmc ${mmcdev}:${mmcpart}\";" \ "setenv console ${xenlinux_console};" \ "run mmcargs;" \ "run xenboot_common;" \ "\0" \ |
870e8a949 MLK-18161-5 imx8q... |
203 204 205 |
/* Initial environment variables */ #define CONFIG_EXTRA_ENV_SETTINGS \ CONFIG_MFG_ENV_SETTINGS \ |
d705425c6 MLK-18168 imx8qm_... |
206 |
XEN_BOOT_ENV \ |
870e8a949 MLK-18161-5 imx8q... |
207 |
M4_BOOT_ENV \ |
e469bf980 MLK-19064 imx8qm:... |
208 |
AHAB_ENV \ |
870e8a949 MLK-18161-5 imx8q... |
209 210 211 |
"script=boot.scr\0" \ "image=Image\0" \ "panel=NULL\0" \ |
94daa8d82 MLK-18723 imx8qm/... |
212 213 |
"console=ttyLP0\0" \ "earlycon=lpuart32,0x5a060000\0" \ |
870e8a949 MLK-18161-5 imx8q... |
214 215 |
"fdt_addr=0x83000000\0" \ "fdt_high=0xffffffffffffffff\0" \ |
d812591ac MLK-20938 imx8: C... |
216 |
"cntr_addr=0x98000000\0" \ |
e469bf980 MLK-19064 imx8qm:... |
217 |
"cntr_file=os_cntr_signed.bin\0" \ |
870e8a949 MLK-18161-5 imx8q... |
218 219 |
"boot_fdt=try\0" \ "fdt_file="__stringify(CONFIG_DEFAULT_DEVICE_TREE)".dtb\0" \ |
870e8a949 MLK-18161-5 imx8q... |
220 221 222 223 |
"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \ "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \ "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \ "mmcautodetect=yes\0" \ |
94daa8d82 MLK-18723 imx8qm/... |
224 |
"mmcargs=setenv bootargs console=${console},${baudrate} earlycon=${earlycon},${baudrate} root=${mmcroot}\0 " \ |
870e8a949 MLK-18161-5 imx8q... |
225 226 227 228 229 |
"loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ "bootscript=echo Running bootscript from mmc ...; " \ "source\0" \ "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ |
cb78a32fa MLK-17205-3 video... |
230 231 232 |
"hdp_addr=0x84000000\0" \ "hdp_file=dpfw.bin\0" \ "loadhdp=fatload mmc ${mmcdev}:${mmcpart} ${hdp_addr} ${hdp_file}\0" \ |
e469bf980 MLK-19064 imx8qm:... |
233 234 |
"loadcntr=fatload mmc ${mmcdev}:${mmcpart} ${cntr_addr} ${cntr_file}\0" \ "auth_os=auth_cntr ${cntr_addr}\0" \ |
870e8a949 MLK-18161-5 imx8q... |
235 |
"mmcboot=echo Booting from mmc ...; " \ |
cb78a32fa MLK-17205-3 video... |
236 |
"if run loadhdp; then; hdp load ${hdp_addr}; fi;" \ |
870e8a949 MLK-18161-5 imx8q... |
237 |
"run mmcargs; " \ |
e469bf980 MLK-19064 imx8qm:... |
238 239 |
"if test ${sec_boot} = yes; then " \ "if run auth_os; then " \ |
870e8a949 MLK-18161-5 imx8q... |
240 241 |
"booti ${loadaddr} - ${fdt_addr}; " \ "else " \ |
e469bf980 MLK-19064 imx8qm:... |
242 |
"echo ERR: failed to authenticate; " \ |
870e8a949 MLK-18161-5 imx8q... |
243 244 |
"fi; " \ "else " \ |
e469bf980 MLK-19064 imx8qm:... |
245 246 247 248 249 250 251 252 253 |
"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ "if run loadfdt; then " \ "booti ${loadaddr} - ${fdt_addr}; " \ "else " \ "echo WARN: Cannot load the DT; " \ "fi; " \ "else " \ "echo wait for boot; " \ "fi;" \ |
870e8a949 MLK-18161-5 imx8q... |
254 |
"fi;\0" \ |
94daa8d82 MLK-18723 imx8qm/... |
255 |
"netargs=setenv bootargs console=${console},${baudrate} earlycon=${earlycon},${baudrate} " \ |
870e8a949 MLK-18161-5 imx8q... |
256 257 258 259 260 261 262 263 264 |
"root=/dev/nfs " \ "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ "netboot=echo Booting from net ...; " \ "run netargs; " \ "if test ${ip_dyn} = yes; then " \ "setenv get_cmd dhcp; " \ "else " \ "setenv get_cmd tftp; " \ "fi; " \ |
cb78a32fa MLK-17205-3 video... |
265 |
"if ${get_cmd} ${hdp_addr} ${hdp_file}; then; hdp load ${hdp_addr}; fi;" \ |
e469bf980 MLK-19064 imx8qm:... |
266 267 268 |
"if test ${sec_boot} = yes; then " \ "${get_cmd} ${cntr_addr} ${cntr_file}; " \ "if run auth_os; then " \ |
870e8a949 MLK-18161-5 imx8q... |
269 270 |
"booti ${loadaddr} - ${fdt_addr}; " \ "else " \ |
e469bf980 MLK-19064 imx8qm:... |
271 |
"echo ERR: failed to authenticate; " \ |
870e8a949 MLK-18161-5 imx8q... |
272 273 |
"fi; " \ "else " \ |
e469bf980 MLK-19064 imx8qm:... |
274 275 276 277 278 279 280 281 282 283 |
"${get_cmd} ${loadaddr} ${image}; " \ "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ "booti ${loadaddr} - ${fdt_addr}; " \ "else " \ "echo WARN: Cannot load the DT; " \ "fi; " \ "else " \ "booti; " \ "fi;" \ |
870e8a949 MLK-18161-5 imx8q... |
284 285 286 287 288 289 290 |
"fi;\0" #define CONFIG_BOOTCOMMAND \ "mmc dev ${mmcdev}; if mmc rescan; then " \ "if run loadbootscript; then " \ "run bootscript; " \ "else " \ |
e469bf980 MLK-19064 imx8qm:... |
291 292 293 294 295 296 297 298 299 300 301 |
"if test ${sec_boot} = yes; then " \ "if run loadcntr; then " \ "run mmcboot; " \ "else run netboot; " \ "fi; " \ "else " \ "if run loadimage; then " \ "run mmcboot; " \ "else run netboot; " \ "fi; " \ "fi; " \ |
870e8a949 MLK-18161-5 imx8q... |
302 303 304 305 306 307 308 309 310 311 312 313 |
"fi; " \ "else booti ${loadaddr} - ${fdt_addr}; fi" /* Link Definitions */ #define CONFIG_LOADADDR 0x80280000 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR #define CONFIG_SYS_INIT_SP_ADDR 0x80200000 /* Default environment is in SD */ |
7f9013d56 MLK-18227 imx8qm/... |
314 |
#define CONFIG_ENV_SIZE 0x2000 |
870e8a949 MLK-18161-5 imx8q... |
315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 |
#ifdef CONFIG_QSPI_BOOT #define CONFIG_ENV_OFFSET (4 * 1024 * 1024) #define CONFIG_ENV_SECT_SIZE (128 * 1024) #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED #else #define CONFIG_ENV_OFFSET (64 * SZ_64K) #define CONFIG_SYS_MMC_ENV_PART 0 /* user area */ #endif #define CONFIG_SYS_MMC_IMG_LOAD_PART 1 /* On LPDDR4 board, USDHC1 is for eMMC, USDHC2 is for SD on CPU board, USDHC3 is for SD on base board * On DDR4 board, USDHC1 is mux for NAND, USDHC2 is for SD, USDHC3 is for SD on base board */ #ifdef CONFIG_TARGET_IMX8QM_LPDDR4_ARM2 #define CONFIG_SYS_MMC_ENV_DEV 1 /* USDHC1 */ #define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC1 */ #define CONFIG_SYS_FSL_USDHC_NUM 3 #else #define CONFIG_SYS_MMC_ENV_DEV 0 /* USDHC2 */ #define CONFIG_MMCROOT "/dev/mmcblk2p2" /* USDHC2 */ #define CONFIG_SYS_FSL_USDHC_NUM 1 #endif /* Size of malloc() pool */ #define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (32*1024)) * 1024) #define CONFIG_SYS_SDRAM_BASE 0x80000000 |
c89c493cd TEE-330: i.MX8QM:... |
350 |
#define CONFIG_NR_DRAM_BANKS 4 |
870e8a949 MLK-18161-5 imx8q... |
351 352 353 354 355 356 357 358 359 |
#define PHYS_SDRAM_1 0x80000000 #define PHYS_SDRAM_2 0x880000000 #define PHYS_SDRAM_1_SIZE 0x80000000 /* 2 GB */ /* LPDDR4 board total DDR is 6GB, DDR4 board total DDR is 4GB */ #ifdef CONFIG_TARGET_IMX8QM_LPDDR4_ARM2 #define PHYS_SDRAM_2_SIZE 0x100000000 /* 4 GB */ #else #define PHYS_SDRAM_2_SIZE 0x80000000 /* 2 GB */ #endif |
1d5b94332 MLK-18901-1 imx8q... |
360 361 |
#define CONFIG_SYS_MEMTEST_START 0xA0000000 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (PHYS_SDRAM_1_SIZE >> 2)) |
870e8a949 MLK-18161-5 imx8q... |
362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 |
/* Serial */ #define CONFIG_BAUDRATE 115200 /* Monitor Command Prompt */ #define CONFIG_HUSH_PARSER #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " #define CONFIG_SYS_CBSIZE 1024 #define CONFIG_SYS_MAXARGS 64 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ sizeof(CONFIG_SYS_PROMPT) + 16) /* Generic Timer Definitions */ #define COUNTER_FREQUENCY 8000000 /* 8MHz */ #ifndef CONFIG_DM_PCA953X #define CONFIG_PCA953X #define CONFIG_CMD_PCA953X #define CONFIG_CMD_PCA953X_INFO #endif #define CONFIG_IMX_SMMU /* MT35XU512ABA1G12 has only one Die, so QSPI0 B won't work */ #ifdef CONFIG_FSL_FSPI #define CONFIG_SF_DEFAULT_BUS 0 #define CONFIG_SF_DEFAULT_CS 0 #define CONFIG_SF_DEFAULT_SPEED 40000000 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0 #define FSL_FSPI_FLASH_SIZE SZ_64M #define FSL_FSPI_FLASH_NUM 1 #define FSPI0_BASE_ADDR 0x5d120000 #define FSPI0_AMBA_BASE 0 #define CONFIG_SYS_FSL_FSPI_AHB #endif /* USB Config */ #ifdef CONFIG_CMD_USB #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* USB OTG controller configs */ #ifdef CONFIG_USB_EHCI_HCD #define CONFIG_USB_HOST_ETHER #define CONFIG_USB_ETHER_ASIX #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) #endif #endif /* CONFIG_CMD_USB */ #ifdef CONFIG_USB_GADGET #define CONFIG_USBD_HS #endif |
1c7f8ef97 MLK-18591-8 andro... |
413 414 415 |
#if defined(CONFIG_ANDROID_SUPPORT) #include "imx8qm_arm2_android.h" #endif |
870e8a949 MLK-18161-5 imx8q... |
416 417 418 419 420 421 422 423 424 425 426 427 428 |
/* Framebuffer */ #ifdef CONFIG_VIDEO #define CONFIG_VIDEO_IMXDPUV1 #define CONFIG_VIDEO_BMP_RLE8 #define CONFIG_SPLASH_SCREEN #define CONFIG_SPLASH_SCREEN_ALIGN #define CONFIG_BMP_16BPP #define CONFIG_VIDEO_LOGO #define CONFIG_VIDEO_BMP_LOGO #define CONFIG_IMX_VIDEO_SKIP #endif #define CONFIG_OF_SYSTEM_SETUP |
870e8a949 MLK-18161-5 imx8q... |
429 430 |
#endif /* __IMX8QM_ARM2_H */ |