Eric Lee / smarc-uboot

Blame view

include/configs/multa-imx7d.h 9.66 KB
edit raw normal view history
1b60a6357   Ye Li   MLK-18591-11 andr... 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
 
  /*
   * Copyright 2017 NXP
   *
   * Configuration settings for the Freescale i.MX7D MULTA board.
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #ifndef __MULTA_IMX7D__CONFIG_H
  #define __MULTA_IMX7D__CONFIG_H
  
  #include "mx7_common.h"
  
  #define PHYS_SDRAM_SIZE			SZ_512M
  
  /* Size of malloc() pool */
  #define CONFIG_SYS_MALLOC_LEN           (32 * SZ_1M)
  
  #define CONFIG_MXC_UART_BASE            UART1_IPS_BASE_ADDR
  
  /* Network */
  #define CONFIG_FEC_MXC
  #define CONFIG_MII
  #define CONFIG_FEC_XCV_TYPE		RMII
  #define CONFIG_ETHPRIME                 "FEC"
  
  #define CONFIG_PHYLIB
  #define CONFIG_PHY_SMSC
  
  #define CONFIG_FEC_ENET_DEV            1
  #define CONFIG_FEC_MXC_PHYADDR         0x0
  
  #if (CONFIG_FEC_ENET_DEV == 0)
  #define IMX_FEC_BASE			ENET_IPS_BASE_ADDR
  #elif (CONFIG_FEC_ENET_DEV == 1)
  #define IMX_FEC_BASE			ENET2_IPS_BASE_ADDR
  #endif
  
  #define CONFIG_FEC_MXC_MDIO_BASE	ENET2_IPS_BASE_ADDR
  
  /* PMIC */
  #define CONFIG_POWER
  #define CONFIG_POWER_I2C
  #define CONFIG_AXP152_POWER
  
  /* I2C configs */
  #define CONFIG_SYS_I2C
  #define CONFIG_SYS_I2C_MXC
  #define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
  #define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
  #define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */
  #define CONFIG_SYS_I2C_MXC_I2C4		/* enable I2C bus 4 */
  #define CONFIG_SYS_I2C_SPEED		100000
  #define CONFIG_SYS_SPD_BUS_NUM		3
  
  #define CONFIG_SUPPORT_EMMC_BOOT	/* eMMC specific */
  #define CONFIG_SYS_MMC_IMG_LOAD_PART	1
  
  #ifdef CONFIG_IMX_BOOTAUX
  /* Set to QSPI1 A flash at default */
  #ifdef CONFIG_FSL_QSPI
  #define CONFIG_SYS_AUXCORE_BOOTDATA 0x60100000 /* Set to QSPI1 A flash, offset 1M */
  #else
  #define CONFIG_SYS_AUXCORE_BOOTDATA 0x7F8000 /* Set to TCML address */
  #endif
  
  #ifdef CONFIG_FSL_QSPI
  #define UPDATE_M4_ENV \
  	"m4image=m4_qspi.bin\0" \
  	"loadm4image=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${m4image}\0" \
  	"update_m4_from_sd=" \
  		"if sf probe 0:0; then " \
  			"if run loadm4image; then " \
  				"setexpr fw_sz ${filesize} + 0xffff; " \
  				"setexpr fw_sz ${fw_sz} / 0x10000; "	\
  				"setexpr fw_sz ${fw_sz} * 0x10000; "	\
  				"sf erase 0x100000 ${fw_sz}; " \
  				"sf write ${loadaddr} 0x100000 ${filesize}; " \
  			"fi; " \
  		"fi\0" \
  	"m4boot=sf probe 0:0; bootaux "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)"\0"
  #else
  #define UPDATE_M4_ENV \
  	"m4image=m4_qspi.bin\0" \
  	"loadm4image=fatload mmc ${mmcdev}:${mmcpart} "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)" ${m4image}\0" \
  	"m4boot=run loadm4image; bootaux "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)"\0"
  #endif
  #else
  #define UPDATE_M4_ENV ""
  #endif
  
  #define CONFIG_MFG_ENV_SETTINGS \
  	"mfgtool_args=setenv bootargs console=${console},${baudrate} " \
  		"rdinit=/linuxrc " \
  		"g_mass_storage.stall=0 g_mass_storage.removable=1 " \
  		"g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
  		"g_mass_storage.iSerialNumber=\"\" "\
  		"clk_ignore_unused "\
  		"\0" \
  	"initrd_addr=0x83800000\0" \
  	"initrd_high=0xffffffff\0" \
  	"bootcmd_mfg=run mfgtool_args;bootz ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \
  
  #define CONFIG_DFU_ENV_SETTINGS \
  	"dfu_alt_info=image raw 0 0x800000;"\
  		"u-boot raw 0 0x4000;"\
  		"bootimg part 0 1;"\
  		"rootfs part 0 2\0" \
  
  #if defined(CONFIG_NAND_BOOT)
  #define CONFIG_EXTRA_ENV_SETTINGS \
  	CONFIG_MFG_ENV_SETTINGS \
  	"panel=TFT43AB\0" \
  	"fdt_addr=0x83000000\0" \
  	"fdt_high=0xffffffff\0"	  \
  	"console=ttymxc0\0" \
  	"bootargs=console=ttymxc0,115200 ubi.mtd=4 "  \
  		"root=ubi0:rootfs rootfstype=ubifs "		     \
  		"mtdparts=gpmi-nand:64m(boot),16m(kernel),16m(dtb),1m(misc),-(rootfs)\0"\
  	"bootcmd=nand read ${loadaddr} 0x4000000 0x800000;"\
  		"nand read ${fdt_addr} 0x5000000 0x100000;"\
  		"bootz ${loadaddr} - ${fdt_addr}\0"
  
  #else
  #define CONFIG_EXTRA_ENV_SETTINGS \
  	UPDATE_M4_ENV \
  	CONFIG_MFG_ENV_SETTINGS \
  	CONFIG_DFU_ENV_SETTINGS \
  	"script=boot.scr\0" \
  	"image=zImage\0" \
  	"console=ttymxc0\0" \
  	"fdt_high=0xffffffff\0" \
  	"initrd_high=0xffffffff\0" \
  	"fdt_file=imx7d-sdb.dtb\0" \
  	"fdt_addr=0x83000000\0" \
  	"boot_fdt=try\0" \
  	"ip_dyn=yes\0" \
  	"panel=TFT43AB\0" \
  	"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
  	"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
  	"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
  	"mmcautodetect=yes\0" \
  	"mmcargs=setenv bootargs console=${console},${baudrate} " \
  		"root=${mmcroot}\0" \
  	"loadbootscript=" \
  		"fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
  	"bootscript=echo Running bootscript from mmc ...; " \
  		"source\0" \
  	"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
  	"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
  	"mmcboot=echo Booting from mmc ...; " \
  		"run mmcargs; " \
  		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  			"if run loadfdt; then " \
  				"bootz ${loadaddr} - ${fdt_addr}; " \
  			"else " \
  				"if test ${boot_fdt} = try; then " \
  					"bootz; " \
  				"else " \
  					"echo WARN: Cannot load the DT; " \
  				"fi; " \
  			"fi; " \
  		"else " \
  			"bootz; " \
  		"fi;\0" \
  	"netargs=setenv bootargs console=${console},${baudrate} " \
  		"root=/dev/nfs " \
  	"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
  		"netboot=echo Booting from net ...; " \
  		"run netargs; " \
  		"if test ${ip_dyn} = yes; then " \
  			"setenv get_cmd dhcp; " \
  		"else " \
  			"setenv get_cmd tftp; " \
  		"fi; " \
  		"${get_cmd} ${image}; " \
  		"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
  			"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
  				"bootz ${loadaddr} - ${fdt_addr}; " \
  			"else " \
  				"if test ${boot_fdt} = try; then " \
  					"bootz; " \
  				"else " \
  					"echo WARN: Cannot load the DT; " \
  				"fi; " \
  			"fi; " \
  		"else " \
  			"bootz; " \
  		"fi;\0"
  
  #define CONFIG_BOOTCOMMAND \
  	   "mmc dev ${mmcdev};" \
  	   "mmc dev ${mmcdev}; if mmc rescan; then " \
  		   "if run loadbootscript; then " \
  			   "run bootscript; " \
  		   "else " \
  			   "if run loadimage; then " \
  				   "run mmcboot; " \
  			   "else run netboot; " \
  			   "fi; " \
  		   "fi; " \
  	   "else run netboot; fi"
  #endif
  
  #define CONFIG_SYS_MEMTEST_START	0x80000000
  #define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + SZ_256M)
  
  #define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR
  #define CONFIG_SYS_HZ			1000
  
  /* Physical Memory Map */
  #define CONFIG_NR_DRAM_BANKS		1
  #define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
  
  #define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
  #define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
  #define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
  
  #define CONFIG_SYS_INIT_SP_OFFSET \
  	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  #define CONFIG_SYS_INIT_SP_ADDR \
  	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  
  /* FLASH and environment organization */
  #define CONFIG_ENV_SIZE			SZ_8K
  
  /*
   * If want to use nand, define CONFIG_NAND_MXS and rework board
   * to support nand, since emmc has pin conflicts with nand
   */
  #ifdef CONFIG_CMD_NAND
  #define CONFIG_CMD_NAND_TRIMFFS
  
  /* NAND stuff */
  #define CONFIG_NAND_MXS
  #define CONFIG_SYS_MAX_NAND_DEVICE	1
  #define CONFIG_SYS_NAND_BASE		0x40000000
  #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  #define CONFIG_SYS_NAND_ONFI_DETECTION
  
  /* DMA stuff, needed for GPMI/MXS NAND support */
  #define CONFIG_APBH_DMA
  #define CONFIG_APBH_DMA_BURST
  #define CONFIG_APBH_DMA_BURST8
  #endif
  
  #ifdef CONFIG_FSL_QSPI
  #define CONFIG_CMD_SF
  #define CONFIG_SPI_FLASH
  #define CONFIG_SPI_FLASH_MACRONIX
  #define CONFIG_SPI_FLASH_BAR
  #define CONFIG_SF_DEFAULT_BUS		0
  #define CONFIG_SF_DEFAULT_CS		0
  #define CONFIG_SF_DEFAULT_SPEED		40000000
  #define CONFIG_SF_DEFAULT_MODE		SPI_MODE_0
  #define CONFIG_QSPI_BASE		QSPI1_IPS_BASE_ADDR
  #define CONFIG_QSPI_MEMMAP_BASE		QSPI0_ARB_BASE_ADDR
  #endif
  
  #if defined(CONFIG_ENV_IS_IN_MMC)
  #define CONFIG_ENV_OFFSET		(12 * SZ_64K)
  #elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
  #define CONFIG_ENV_OFFSET		(768 * 1024)
  #define CONFIG_ENV_SECT_SIZE		(64 * 1024)
  #define CONFIG_ENV_SPI_BUS		CONFIG_SF_DEFAULT_BUS
  #define CONFIG_ENV_SPI_CS		CONFIG_SF_DEFAULT_CS
  #define CONFIG_ENV_SPI_MODE		CONFIG_SF_DEFAULT_MODE
  #define CONFIG_ENV_SPI_MAX_HZ		CONFIG_SF_DEFAULT_SPEED
  #elif defined(CONFIG_ENV_IS_IN_NAND)
  #undef CONFIG_ENV_SIZE
  #define CONFIG_ENV_OFFSET		(60 << 20)
  #define CONFIG_ENV_SECT_SIZE		(128 << 10)
  #define CONFIG_ENV_SIZE			CONFIG_ENV_SECT_SIZE
  #endif
  
  #ifdef CONFIG_CMD_NAND
  #define CONFIG_SYS_FSL_USDHC_NUM	1
  #else
  #define CONFIG_SYS_FSL_USDHC_NUM	2
  #endif
  
  /* MMC Config*/
  #define CONFIG_SYS_FSL_ESDHC_ADDR	0
  #define CONFIG_SYS_MMC_ENV_DEV		0   /* USDHC1 */
  #define CONFIG_SYS_MMC_ENV_PART		0   /* user area */
  #define CONFIG_MMCROOT			"/dev/mmcblk0p2"  /* USDHC1 */
  
  /* USB Configs */
  #define CONFIG_USB_EHCI_HCD
  #define CONFIG_USB_EHCI_MX7
  #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  #define CONFIG_USB_HOST_ETHER
  #define CONFIG_USB_ETHER_ASIX
  #define CONFIG_MXC_USB_PORTSC		(PORT_PTS_UTMI | PORT_PTS_PTW)
  #define CONFIG_MXC_USB_FLAGS		0
  #define CONFIG_USB_MAX_CONTROLLER_COUNT	2
  
  #define CONFIG_IMX_THERMAL
  
  #ifdef CONFIG_VIDEO
  #define CONFIG_VIDEO_MXS
  #define CONFIG_VIDEO_LOGO
  #define CONFIG_SPLASH_SCREEN
  #define CONFIG_SPLASH_SCREEN_ALIGN
  #define CONFIG_CMD_BMP
  #define CONFIG_BMP_16BPP
  #define CONFIG_VIDEO_BMP_RLE8
  #define CONFIG_VIDEO_BMP_LOGO
  #define CONFIG_IMX_VIDEO_SKIP
  #endif
  
  /* #define CONFIG_SPLASH_SCREEN*/
  /* #define CONFIG_MXC_EPDC*/
  
  /*
   * SPLASH SCREEN Configs
   */
  #if defined(CONFIG_SPLASH_SCREEN) && defined(CONFIG_MXC_EPDC)
  /*
   * Framebuffer and LCD
   */
  #define CONFIG_CMD_BMP
  #define CONFIG_LCD
  #define CONFIG_SYS_CONSOLE_IS_IN_ENV
  
  #undef LCD_TEST_PATTERN
  /* #define CONFIG_SPLASH_IS_IN_MMC			1 */
  #define LCD_BPP					LCD_MONOCHROME
  /* #define CONFIG_SPLASH_SCREEN_ALIGN		1 */
  
  #define CONFIG_WAVEFORM_BUF_SIZE		0x400000
  #endif
  
  #if defined(CONFIG_MXC_EPDC) && defined(CONFIG_FSL_QSPI)
  #error "EPDC Pins conflicts QSPI, Either EPDC or QSPI can be enabled!"
  #endif
  
  #if defined(CONFIG_ANDROID_THINGS_SUPPORT)
  #include "multa-imx7d_androidthings.h"
  #endif
  
  #define PRODUCT_NAME "imx7d"
  #define VARIANT_NAME "imx7d_multa"
  
  #endif	/* __CONFIG_H */