Blame view
include/configs/pm9261.h
8.39 KB
329492329 at91: add support... |
1 2 |
/* * (C) Copyright 2007-2008 |
c9e798d35 Fix Stelian's ema... |
3 |
* Stelian Pop <stelian@popies.net> |
329492329 at91: add support... |
4 5 6 7 8 |
* Lead Tech Design <www.leadtechdesign.com> * Ilko Iliev <www.ronetix.at> * * Configuation settings for the RONETIX PM9261 board. * |
1a4596601 Add GPL-2.0+ SPDX... |
9 |
* SPDX-License-Identifier: GPL-2.0+ |
329492329 at91: add support... |
10 11 12 13 |
*/ #ifndef __CONFIG_H #define __CONFIG_H |
f47316a8b pm9261: compiles ... |
14 15 16 17 18 19 |
/* * SoC must be defined first, before hardware.h is included. * In this case SoC is defined in boards.cfg. */ #include <asm/hardware.h> |
329492329 at91: add support... |
20 |
/* ARM asynchronous clock */ |
329492329 at91: add support... |
21 |
|
329492329 at91: add support... |
22 23 24 |
#define MASTER_PLL_DIV 15 #define MASTER_PLL_MUL 162 #define MAIN_PLL_DIV 2 |
f47316a8b pm9261: compiles ... |
25 |
#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */ |
7c966a8bd ARM change name o... |
26 |
#define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 |
329492329 at91: add support... |
27 |
|
f47316a8b pm9261: compiles ... |
28 |
#define CONFIG_SYS_AT91_CPU_NAME "AT91SAM9261" |
329492329 at91: add support... |
29 |
#define CONFIG_ARCH_CPU_INIT |
329492329 at91: add support... |
30 |
|
a3e09cc28 ARM: define CONFI... |
31 |
#define CONFIG_MACH_TYPE MACH_TYPE_PM9261 |
329492329 at91: add support... |
32 33 34 |
/* clocks */ /* CKGR_MOR - enable main osc. */ #define CONFIG_SYS_MOR_VAL \ |
e3150c776 pm9261 converted ... |
35 |
(AT91_PMC_MOR_MOSCEN | \ |
329492329 at91: add support... |
36 37 |
(255 << 8)) /* Main Oscillator Start-up Time */ #define CONFIG_SYS_PLLAR_VAL \ |
e3150c776 pm9261 converted ... |
38 39 |
(AT91_PMC_PLLAR_29 | /* Bit 29 must be 1 when prog */ \ AT91_PMC_PLLXR_OUT(3) | \ |
329492329 at91: add support... |
40 41 42 43 |
((MASTER_PLL_MUL - 1) << 16) | (MASTER_PLL_DIV)) /* PCK/2 = MCK Master Clock from PLLA */ #define CONFIG_SYS_MCKR1_VAL \ |
e3150c776 pm9261 converted ... |
44 45 |
(AT91_PMC_MCKR_CSS_SLOW | \ AT91_PMC_MCKR_PRES_1 | \ |
7ac2e7c18 arm: at91: pm9261... |
46 |
AT91_PMC_MCKR_MDIV_2) |
329492329 at91: add support... |
47 48 49 |
/* PCK/2 = MCK Master Clock from PLLA */ #define CONFIG_SYS_MCKR2_VAL \ |
e3150c776 pm9261 converted ... |
50 51 |
(AT91_PMC_MCKR_CSS_PLLA | \ AT91_PMC_MCKR_PRES_1 | \ |
7ac2e7c18 arm: at91: pm9261... |
52 |
AT91_PMC_MCKR_MDIV_2) |
329492329 at91: add support... |
53 54 55 56 57 58 59 60 |
/* define PDC[31:16] as DATA[31:16] */ #define CONFIG_SYS_PIOC_PDR_VAL1 0xFFFF0000 /* no pull-up for D[31:16] */ #define CONFIG_SYS_PIOC_PPUDR_VAL 0xFFFF0000 /* EBI_CSA, no pull-ups for D[15:0], CS1 SDRAM, CS3 NAND Flash */ #define CONFIG_SYS_MATRIX_EBICSA_VAL \ |
e3150c776 pm9261 converted ... |
61 |
(AT91_MATRIX_CSA_DBPUC | AT91_MATRIX_CSA_EBI_CS1A) |
329492329 at91: add support... |
62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 |
/* SDRAM */ /* SDRAMC_MR Mode register */ #define CONFIG_SYS_SDRC_MR_VAL1 AT91_SDRAMC_MODE_NORMAL /* SDRAMC_TR - Refresh Timer register */ #define CONFIG_SYS_SDRC_TR_VAL1 0x13C /* SDRAMC_CR - Configuration register*/ #define CONFIG_SYS_SDRC_CR_VAL \ (AT91_SDRAMC_NC_9 | \ AT91_SDRAMC_NR_13 | \ AT91_SDRAMC_NB_4 | \ AT91_SDRAMC_CAS_3 | \ AT91_SDRAMC_DBW_32 | \ (1 << 8) | /* Write Recovery Delay */ \ (7 << 12) | /* Row Cycle Delay */ \ (3 << 16) | /* Row Precharge Delay */ \ (2 << 20) | /* Row to Column Delay */ \ (5 << 24) | /* Active to Precharge Delay */ \ (1 << 28)) /* Exit Self Refresh to Active Delay */ /* Memory Device Register -> SDRAM */ #define CONFIG_SYS_SDRC_MDR_VAL AT91_SDRAMC_MD_SDRAM #define CONFIG_SYS_SDRC_MR_VAL2 AT91_SDRAMC_MODE_PRECHARGE #define CONFIG_SYS_SDRAM_VAL1 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRC_MR_VAL3 AT91_SDRAMC_MODE_REFRESH #define CONFIG_SYS_SDRAM_VAL2 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRAM_VAL3 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRAM_VAL4 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRAM_VAL5 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRAM_VAL6 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRAM_VAL7 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRAM_VAL8 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRAM_VAL9 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRC_MR_VAL4 AT91_SDRAMC_MODE_LMR #define CONFIG_SYS_SDRAM_VAL10 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRC_MR_VAL5 AT91_SDRAMC_MODE_NORMAL #define CONFIG_SYS_SDRAM_VAL11 0 /* SDRAM_BASE */ #define CONFIG_SYS_SDRC_TR_VAL2 1200 /* SDRAM_TR */ #define CONFIG_SYS_SDRAM_VAL12 0 /* SDRAM_BASE */ /* setup SMC0, CS0 (NOR Flash) - 16-bit, 15 WS */ #define CONFIG_SYS_SMC0_SETUP0_VAL \ |
e3150c776 pm9261 converted ... |
104 105 |
(AT91_SMC_SETUP_NWE(10) | AT91_SMC_SETUP_NCS_WR(10) | \ AT91_SMC_SETUP_NRD(10) | AT91_SMC_SETUP_NCS_RD(10)) |
329492329 at91: add support... |
106 |
#define CONFIG_SYS_SMC0_PULSE0_VAL \ |
e3150c776 pm9261 converted ... |
107 108 |
(AT91_SMC_PULSE_NWE(11) | AT91_SMC_PULSE_NCS_WR(11) | \ AT91_SMC_PULSE_NRD(11) | AT91_SMC_PULSE_NCS_RD(11)) |
329492329 at91: add support... |
109 |
#define CONFIG_SYS_SMC0_CYCLE0_VAL \ |
e3150c776 pm9261 converted ... |
110 |
(AT91_SMC_CYCLE_NWE(22) | AT91_SMC_CYCLE_NRD(22)) |
329492329 at91: add support... |
111 |
#define CONFIG_SYS_SMC0_MODE0_VAL \ |
e3150c776 pm9261 converted ... |
112 113 114 115 |
(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE | \ AT91_SMC_MODE_DBW_16 | \ AT91_SMC_MODE_TDF | \ AT91_SMC_MODE_TDF_CYCLE(6)) |
329492329 at91: add support... |
116 117 118 119 |
/* user reset enable */ #define CONFIG_SYS_RSTC_RMR_VAL \ (AT91_RSTC_KEY | \ |
e3150c776 pm9261 converted ... |
120 121 122 |
AT91_RSTC_CR_PROCRST | \ AT91_RSTC_MR_ERSTL(1) | \ AT91_RSTC_MR_ERSTL(2)) |
329492329 at91: add support... |
123 124 125 |
/* Disable Watchdog */ #define CONFIG_SYS_WDTC_WDMR_VAL \ |
e3150c776 pm9261 converted ... |
126 127 128 129 |
(AT91_WDT_MR_WDIDLEHLT | AT91_WDT_MR_WDDBGHLT | \ AT91_WDT_MR_WDV(0xfff) | \ AT91_WDT_MR_WDDIS | \ AT91_WDT_MR_WDD(0xfff)) |
329492329 at91: add support... |
130 131 132 133 134 135 |
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ #define CONFIG_SETUP_MEMORY_TAGS 1 #define CONFIG_INITRD_TAG 1 #undef CONFIG_SKIP_LOWLEVEL_INIT |
329492329 at91: add support... |
136 137 138 139 |
/* * Hardware drivers */ |
329492329 at91: add support... |
140 141 |
/* LCD */ |
329492329 at91: add support... |
142 143 144 145 146 |
#define LCD_BPP LCD_COLOR8 #define CONFIG_LCD_LOGO 1 #undef LCD_TEST_PATTERN #define CONFIG_LCD_INFO 1 #define CONFIG_LCD_INFO_BELOW_LOGO 1 |
329492329 at91: add support... |
147 148 |
#define CONFIG_ATMEL_LCD 1 #define CONFIG_ATMEL_LCD_BGR555 1 |
329492329 at91: add support... |
149 |
|
329492329 at91: add support... |
150 151 152 153 |
/* * BOOTP options */ #define CONFIG_BOOTP_BOOTFILESIZE 1 |
329492329 at91: add support... |
154 |
|
329492329 at91: add support... |
155 156 157 158 |
/* SDRAM */ #define CONFIG_NR_DRAM_BANKS 1 #define PHYS_SDRAM 0x20000000 #define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */ |
329492329 at91: add support... |
159 160 |
/* NAND flash */ #define CONFIG_NAND_ATMEL |
329492329 at91: add support... |
161 162 163 164 165 166 167 |
#define CONFIG_SYS_MAX_NAND_DEVICE 1 #define CONFIG_SYS_NAND_BASE 0x40000000 #define CONFIG_SYS_NAND_DBW_8 1 /* our ALE is AD22 */ #define CONFIG_SYS_NAND_MASK_ALE (1 << 22) /* our CLE is AD21 */ #define CONFIG_SYS_NAND_MASK_CLE (1 << 21) |
ac45bb164 at91: nand: switc... |
168 169 |
#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PC(14) #define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PA(16) |
329492329 at91: add support... |
170 |
|
329492329 at91: add support... |
171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 |
/* NOR flash */ #define CONFIG_SYS_FLASH_CFI 1 #define CONFIG_FLASH_CFI_DRIVER 1 #define PHYS_FLASH_1 0x10000000 #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 #define CONFIG_SYS_MAX_FLASH_SECT 256 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* Ethernet */ #define CONFIG_DRIVER_DM9000 1 #define CONFIG_DM9000_BASE 0x30000000 #define DM9000_IO CONFIG_DM9000_BASE #define DM9000_DATA (CONFIG_DM9000_BASE + 4) #define CONFIG_DM9000_USE_16BIT 1 #define CONFIG_NET_RETRY_COUNT 20 #define CONFIG_RESET_PHY_R 1 /* USB */ #define CONFIG_USB_ATMEL |
dcd2f1a0d arm: atmel: get r... |
190 |
#define CONFIG_USB_ATMEL_CLK_SEL_PLLB |
329492329 at91: add support... |
191 |
#define CONFIG_USB_OHCI_NEW 1 |
329492329 at91: add support... |
192 193 194 195 |
#define CONFIG_SYS_USB_OHCI_CPU_INIT 1 #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9261" #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2 |
329492329 at91: add support... |
196 197 198 199 200 201 202 203 204 205 206 207 208 |
#define CONFIG_SYS_LOAD_ADDR 0x22000000 #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM #define CONFIG_SYS_MEMTEST_END 0x23e00000 #undef CONFIG_SYS_USE_DATAFLASH_CS0 #undef CONFIG_SYS_USE_NANDFLASH #define CONFIG_SYS_USE_FLASH 1 #ifdef CONFIG_SYS_USE_DATAFLASH_CS0 /* bootstrap + u-boot + env + linux in dataflash on CS0 */ |
329492329 at91: add support... |
209 |
#define CONFIG_ENV_OFFSET 0x4200 |
329492329 at91: add support... |
210 |
#define CONFIG_ENV_SIZE 0x4200 |
c53a825e1 board: pm9261: Up... |
211 212 213 214 215 |
#define CONFIG_ENV_SECT_SIZE 0x210 #define CONFIG_ENV_SPI_MAX_HZ 15000000 #define CONFIG_BOOTCOMMAND "sf probe 0; " \ "sf read 0x22000000 0x84000 0x210000; " \ "bootm 0x22000000" |
329492329 at91: add support... |
216 217 218 219 |
#elif defined(CONFIG_SYS_USE_NANDFLASH) /* CONFIG_SYS_USE_NANDFLASH */ /* bootstrap + u-boot + env + linux in nandflash */ |
329492329 at91: add support... |
220 221 222 223 |
#define CONFIG_ENV_OFFSET 0x60000 #define CONFIG_ENV_OFFSET_REDUND 0x80000 #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */ #define CONFIG_BOOTCOMMAND "nand read 0x22000000 0xA0000 0x200000; bootm" |
329492329 at91: add support... |
224 225 |
#elif defined (CONFIG_SYS_USE_FLASH) |
329492329 at91: add support... |
226 227 228 229 230 231 232 233 234 235 236 237 238 |
#define CONFIG_ENV_OFFSET 0x40000 #define CONFIG_ENV_SECT_SIZE 0x10000 #define CONFIG_ENV_SIZE 0x10000 #define CONFIG_ENV_OVERWRITE 1 /* JFFS Partition offset set */ #define CONFIG_SYS_JFFS2_FIRST_BANK 0 #define CONFIG_SYS_JFFS2_NUM_BANKS 1 /* 512k reserved for u-boot */ #define CONFIG_SYS_JFFS2_FIRST_SECTOR 11 #define CONFIG_BOOTCOMMAND "run flashboot" |
329492329 at91: add support... |
239 |
#define CONFIG_CON_ROT "fbcon=rotate:3 " |
329492329 at91: add support... |
240 241 |
#define CONFIG_EXTRA_ENV_SETTINGS \ |
43ede0bca Kconfig: Migrate ... |
242 243 |
"mtdids=" CONFIG_MTDIDS_DEFAULT "\0" \ "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \ |
329492329 at91: add support... |
244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 |
"partition=nand0,0\0" \ "ramargs=setenv bootargs $(bootargs) $(mtdparts)\0" \ "nfsargs=setenv bootargs root=/dev/nfs rw " \ CONFIG_CON_ROT \ "nfsroot=$(serverip):$(rootpath) $(mtdparts)\0" \ "addip=setenv bootargs $(bootargs) " \ "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask)"\ ":$(hostname):eth0:off\0" \ "ramboot=tftpboot 0x22000000 vmImage;" \ "run ramargs;run addip;bootm 22000000\0" \ "nfsboot=tftpboot 0x22000000 vmImage;" \ "run nfsargs;run addip;bootm 22000000\0" \ "flashboot=run ramargs;run addip;bootm 0x10050000\0" \ "" #else #error "Undefined memory device" #endif |
329492329 at91: add support... |
261 262 263 264 265 |
/* * Size of malloc() pool */ #define CONFIG_SYS_MALLOC_LEN \ ROUND(3 * CONFIG_ENV_SIZE + 128 * 1024, 0x1000) |
329492329 at91: add support... |
266 |
|
4f81bf436 pm9261: ARM reloc... |
267 |
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM |
c53a825e1 board: pm9261: Up... |
268 |
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - \ |
4f81bf436 pm9261: ARM reloc... |
269 |
GENERATED_GBL_DATA_SIZE) |
329492329 at91: add support... |
270 |
#endif |