Blame view
include/configs/socfpga_arria10_socdk.h
1013 Bytes
d41ce506b Initial Release, ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 |
/* * Copyright (C) 2015-2017 Altera Corporation <www.altera.com> * * SPDX-License-Identifier: GPL-2.0 */ #ifndef __CONFIG_SOCFGPA_ARRIA10_H__ #define __CONFIG_SOCFGPA_ARRIA10_H__ #include <asm/arch/base_addr_a10.h> /* Booting Linux */ #define CONFIG_LOADADDR 0x01000000 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR /* * U-Boot general configurations */ /* Cache options */ #define CONFIG_SYS_DCACHE_OFF /* Memory configurations */ #define PHYS_SDRAM_1_SIZE 0x40000000 /* Ethernet on SoC (EMAC) */ /* * U-Boot environment configurations */ /* * Serial / UART configurations */ #define CONFIG_SYS_NS16550_MEM32 #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, 115200} /* * L4 OSC1 Timer 0 */ /* reload value when timer count to zero */ #define TIMER_LOAD_VAL 0xFFFFFFFF /* * Flash configurations */ #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* The rest of the configuration is shared */ #include <configs/socfpga_common.h> #endif /* __CONFIG_SOCFGPA_ARRIA10_H__ */ |