Eric Lee / smarc-uboot

Blame view

include/configs/vining_2000.h 2.73 KB
edit raw normal view history
d41ce506b   Eric Lee   Initial Release, ... 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
 
  /*
   * Copyright (C) 2016 samtec automotive software & electronics gmbh
   *
   * Configuration settings for the Samtec VIN|ING 2000 board.
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #ifndef __CONFIG_H
  #define __CONFIG_H
  
  #include "mx6_common.h"
  
  #ifdef CONFIG_SPL
  #include "imx6_spl.h"
  #endif
  
  /* Size of malloc() pool */
  #define CONFIG_SYS_MALLOC_LEN		(3 * SZ_1M)
  
  #define CONFIG_MXC_UART
  #define CONFIG_MXC_UART_BASE		UART1_BASE
  
  #define BOOT_TARGET_DEVICES(func) \
  	func(MMC, mmc, 0) \
  	func(MMC, mmc, 1) \
  	func(USB, usb, 0) \
  	func(PXE, pxe, na) \
  	func(DHCP, dhcp, na)
  #include <config_distro_bootcmd.h>
  
  /* Miscellaneous configurable options */
  #define CONFIG_SYS_MEMTEST_START	0x80000000
  #define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + 0x10000)
  
  /* Physical Memory Map */
  #define CONFIG_NR_DRAM_BANKS		1
  #define PHYS_SDRAM			MMDC0_ARB_BASE_ADDR
  
  #define CONFIG_SYS_SDRAM_BASE		PHYS_SDRAM
  #define CONFIG_SYS_INIT_RAM_ADDR	IRAM_BASE_ADDR
  #define CONFIG_SYS_INIT_RAM_SIZE	IRAM_SIZE
  
  #define CONFIG_SYS_INIT_SP_OFFSET \
  	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  #define CONFIG_SYS_INIT_SP_ADDR \
  	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  
  /* MMC Configuration */
  #define CONFIG_SYS_FSL_ESDHC_ADDR	USDHC4_BASE_ADDR
  
  /* I2C Configs */
  #define CONFIG_SYS_I2C
  #define CONFIG_SYS_I2C_MXC
  #define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
  #define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */
  #define CONFIG_SYS_I2C_SPEED		  100000
  
  /* PMIC */
  #define CONFIG_POWER
  #define CONFIG_POWER_I2C
  #define CONFIG_POWER_PFUZE100
  #define CONFIG_POWER_PFUZE100_I2C_ADDR	0x08
  
  /* Network */
  #define CONFIG_FEC_MXC
  #define CONFIG_MII
  
  #define IMX_FEC_BASE			ENET_BASE_ADDR
  #define CONFIG_FEC_MXC_PHYADDR          0x0
  
  #define CONFIG_FEC_XCV_TYPE             RMII
  #define CONFIG_ETHPRIME                 "FEC"
  
  #define CONFIG_PHY_ATHEROS
  
  #ifdef CONFIG_CMD_USB
  #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
  #define CONFIG_MXC_USB_PORTSC  (PORT_PTS_UTMI | PORT_PTS_PTW)
  #define CONFIG_MXC_USB_FLAGS   0
  #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
  #endif
  
  #ifdef CONFIG_CMD_PCI
  #define CONFIG_PCI_SCAN_SHOW
  #define CONFIG_PCIE_IMX
  #define CONFIG_PCIE_IMX_PERST_GPIO	IMX_GPIO_NR(4, 6)
  #endif
  
  #define CONFIG_IMX_THERMAL
  
  #define CONFIG_PWM_IMX
  #define CONFIG_IMX6_PWM_PER_CLK 66000000
  
  #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  #define CONFIG_ENV_OFFSET		(8 * SZ_64K)
  #define CONFIG_ENV_SIZE			SZ_8K
  #define CONFIG_ENV_OFFSET_REDUND	(9 * SZ_64K)
  #define CONFIG_ENV_SIZE_REDUND		CONFIG_ENV_SIZE
  
  #ifdef CONFIG_ENV_IS_IN_MMC
  #define CONFIG_SUPPORT_EMMC_BOOT
  #define CONFIG_SUPPORT_EMMC_RPMB
  #define CONFIG_SYS_MMC_ENV_DEV		0 /* USDHC4 eMMC */
  /* 0=user, 1=boot0, 2=boot1, * 4..7=general0..3. */
  #define CONFIG_SYS_MMC_ENV_PART		1 /* boot0 */
  #endif
  
  #endif				/* __CONFIG_H */