Blame view

include/common_timing_params.h 1.86 KB
83d290c56   Tom Rini   SPDX: Convert all...
1
  /* SPDX-License-Identifier: GPL-2.0 */
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
2
  /*
34e026f9b   York Sun   driver/ddr/fsl: A...
3
   * Copyright 2008-2014 Freescale Semiconductor, Inc.
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
4
5
6
7
8
9
10
   */
  
  #ifndef COMMON_TIMING_PARAMS_H
  #define COMMON_TIMING_PARAMS_H
  
  typedef struct {
  	/* parameters to constrict */
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
11
12
  	unsigned int tckmin_x_ps;
  	unsigned int tckmax_ps;
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
13
14
15
  	unsigned int trcd_ps;
  	unsigned int trp_ps;
  	unsigned int tras_ps;
34e026f9b   York Sun   driver/ddr/fsl: A...
16
17
18
  #if defined(CONFIG_SYS_FSL_DDR3) || defined(CONFIG_SYS_FSL_DDR4)
  	unsigned int taamin_ps;
  #endif
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
19

34e026f9b   York Sun   driver/ddr/fsl: A...
20
21
22
23
24
25
26
  #ifdef CONFIG_SYS_FSL_DDR4
  	unsigned int trfc1_ps;
  	unsigned int trfc2_ps;
  	unsigned int trfc4_ps;
  	unsigned int trrds_ps;
  	unsigned int trrdl_ps;
  	unsigned int tccdl_ps;
c0c32af0b   York Sun   drivers/ddr/fsl: ...
27
  	unsigned int trfc_slr_ps;
34e026f9b   York Sun   driver/ddr/fsl: A...
28
  #else
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
29
30
  	unsigned int twtr_ps;	/* maximum = 63750 ps */
  	unsigned int trfc_ps;	/* maximum = 255 ns + 256 ns + .75 ns
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
31
  					   = 511750 ps */
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
32
  	unsigned int trrd_ps;	/* maximum = 63750 ps */
34e026f9b   York Sun   driver/ddr/fsl: A...
33
34
35
  	unsigned int trtp_ps;	/* byte 38, spd->trtp */
  #endif
  	unsigned int twr_ps;	/* maximum = 63750 ps */
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
36
  	unsigned int trc_ps;	/* maximum = 254 ns + .75 ns = 254750 ps */
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
37
38
  
  	unsigned int refresh_rate_ps;
7e157b0ad   Valentin Longchamp   mpc8xxx: set x2 D...
39
  	unsigned int extended_op_srt;
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
40

34e026f9b   York Sun   driver/ddr/fsl: A...
41
  #if defined(CONFIG_SYS_FSL_DDR1) || defined(CONFIG_SYS_FSL_DDR2)
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
42
43
44
45
  	unsigned int tis_ps;	/* byte 32, spd->ca_setup */
  	unsigned int tih_ps;	/* byte 33, spd->ca_hold */
  	unsigned int tds_ps;	/* byte 34, spd->data_setup */
  	unsigned int tdh_ps;	/* byte 35, spd->data_hold */
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
46
47
  	unsigned int tdqsq_max_ps;	/* byte 44, spd->tdqsq */
  	unsigned int tqhs_ps;	/* byte 45, spd->tqhs */
34e026f9b   York Sun   driver/ddr/fsl: A...
48
  #endif
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
49
50
  
  	unsigned int ndimms_present;
34e026f9b   York Sun   driver/ddr/fsl: A...
51
  	unsigned int lowest_common_spd_caslat;
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
52
53
  	unsigned int highest_common_derated_caslat;
  	unsigned int additive_latency;
0dd38a35f   Priyanka Jain   powerpc: Fix Came...
54
55
56
57
  	unsigned int all_dimms_burst_lengths_bitmask;
  	unsigned int all_dimms_registered;
  	unsigned int all_dimms_unbuffered;
  	unsigned int all_dimms_ecc_capable;
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
58
59
60
  
  	unsigned long long total_mem;
  	unsigned long long base_address;
9490ff486   york   powerpc/8xxx: Ena...
61
62
63
  
  	/* DDR3 RDIMM */
  	unsigned char rcw[16];	/* Register Control Word 0-15 */
58e5e9aff   Kumar Gala   FSL DDR: Rewrite ...
64
65
66
  } common_timing_params_t;
  
  #endif