Blame view
drivers/rtc/ds3231.c
4.35 KB
0be62728a Add support for t... |
1 2 3 4 |
/* * (C) Copyright 2006 * Markus Klotzbuecher, mk@denx.de * |
1a4596601 Add GPL-2.0+ SPDX... |
5 |
* SPDX-License-Identifier: GPL-2.0+ |
0be62728a Add support for t... |
6 7 8 9 10 11 12 13 14 15 16 17 18 |
*/ /* * Date & Time support (no alarms) for Dallas Semiconductor (now Maxim) * Extremly Accurate DS3231 Real Time Clock (RTC). * * copied from ds1337.c */ #include <common.h> #include <command.h> #include <rtc.h> #include <i2c.h> |
871c18dd3 rtc: Clean driver... |
19 |
#if defined(CONFIG_CMD_DATE) |
0be62728a Add support for t... |
20 |
|
0be62728a Add support for t... |
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 |
/* * RTC register addresses */ #define RTC_SEC_REG_ADDR 0x0 #define RTC_MIN_REG_ADDR 0x1 #define RTC_HR_REG_ADDR 0x2 #define RTC_DAY_REG_ADDR 0x3 #define RTC_DATE_REG_ADDR 0x4 #define RTC_MON_REG_ADDR 0x5 #define RTC_YR_REG_ADDR 0x6 #define RTC_CTL_REG_ADDR 0x0e #define RTC_STAT_REG_ADDR 0x0f /* * RTC control register bits */ #define RTC_CTL_BIT_A1IE 0x1 /* Alarm 1 interrupt enable */ #define RTC_CTL_BIT_A2IE 0x2 /* Alarm 2 interrupt enable */ #define RTC_CTL_BIT_INTCN 0x4 /* Interrupt control */ #define RTC_CTL_BIT_RS1 0x8 /* Rate select 1 */ #define RTC_CTL_BIT_RS2 0x10 /* Rate select 2 */ #define RTC_CTL_BIT_DOSC 0x80 /* Disable Oscillator */ /* * RTC status register bits */ #define RTC_STAT_BIT_A1F 0x1 /* Alarm 1 flag */ #define RTC_STAT_BIT_A2F 0x2 /* Alarm 2 flag */ #define RTC_STAT_BIT_OSF 0x80 /* Oscillator stop flag */ |
c340941e4 rtc:ds3232/ds3231... |
51 52 |
#define RTC_STAT_BIT_BB32KHZ 0x40 /* Battery backed 32KHz Output */ #define RTC_STAT_BIT_EN32KHZ 0x8 /* Enable 32KHz Output */ |
0be62728a Add support for t... |
53 54 55 56 |
static uchar rtc_read (uchar reg); static void rtc_write (uchar reg, uchar val); |
0be62728a Add support for t... |
57 58 59 60 61 |
/* * Get the current time from the RTC */ |
b73a19e16 LWMON5: POST RTC fix |
62 |
int rtc_get (struct rtc_time *tmp) |
0be62728a Add support for t... |
63 |
{ |
b73a19e16 LWMON5: POST RTC fix |
64 |
int rel = 0; |
0be62728a Add support for t... |
65 66 67 68 69 70 71 72 73 74 75 |
uchar sec, min, hour, mday, wday, mon_cent, year, control, status; control = rtc_read (RTC_CTL_REG_ADDR); status = rtc_read (RTC_STAT_REG_ADDR); sec = rtc_read (RTC_SEC_REG_ADDR); min = rtc_read (RTC_MIN_REG_ADDR); hour = rtc_read (RTC_HR_REG_ADDR); wday = rtc_read (RTC_DAY_REG_ADDR); mday = rtc_read (RTC_DATE_REG_ADDR); mon_cent = rtc_read (RTC_MON_REG_ADDR); year = rtc_read (RTC_YR_REG_ADDR); |
397b40caf drivers/rtc/ds323... |
76 |
debug("Get RTC year: %02x mon/cent: %02x mday: %02x wday: %02x " |
0be62728a Add support for t... |
77 78 79 80 81 82 83 84 85 86 |
"hr: %02x min: %02x sec: %02x control: %02x status: %02x ", year, mon_cent, mday, wday, hour, min, sec, control, status); if (status & RTC_STAT_BIT_OSF) { printf ("### Warning: RTC oscillator has stopped "); /* clear the OSF flag */ rtc_write (RTC_STAT_REG_ADDR, rtc_read (RTC_STAT_REG_ADDR) & ~RTC_STAT_BIT_OSF); |
b73a19e16 LWMON5: POST RTC fix |
87 |
rel = -1; |
0be62728a Add support for t... |
88 89 90 91 92 93 94 95 96 97 98 |
} tmp->tm_sec = bcd2bin (sec & 0x7F); tmp->tm_min = bcd2bin (min & 0x7F); tmp->tm_hour = bcd2bin (hour & 0x3F); tmp->tm_mday = bcd2bin (mday & 0x3F); tmp->tm_mon = bcd2bin (mon_cent & 0x1F); tmp->tm_year = bcd2bin (year) + ((mon_cent & 0x80) ? 2000 : 1900); tmp->tm_wday = bcd2bin ((wday - 1) & 0x07); tmp->tm_yday = 0; tmp->tm_isdst= 0; |
397b40caf drivers/rtc/ds323... |
99 100 |
debug("Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d ", |
0be62728a Add support for t... |
101 102 |
tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday, tmp->tm_hour, tmp->tm_min, tmp->tm_sec); |
b73a19e16 LWMON5: POST RTC fix |
103 104 |
return rel; |
0be62728a Add support for t... |
105 106 107 108 109 110 |
} /* * Set the RTC */ |
d1e231941 rtc: allow rtc_se... |
111 |
int rtc_set (struct rtc_time *tmp) |
0be62728a Add support for t... |
112 113 |
{ uchar century; |
397b40caf drivers/rtc/ds323... |
114 115 |
debug("Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d ", |
0be62728a Add support for t... |
116 117 118 119 120 121 122 123 124 125 126 127 128 |
tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday, tmp->tm_hour, tmp->tm_min, tmp->tm_sec); rtc_write (RTC_YR_REG_ADDR, bin2bcd (tmp->tm_year % 100)); century = (tmp->tm_year >= 2000) ? 0x80 : 0; rtc_write (RTC_MON_REG_ADDR, bin2bcd (tmp->tm_mon) | century); rtc_write (RTC_DAY_REG_ADDR, bin2bcd (tmp->tm_wday + 1)); rtc_write (RTC_DATE_REG_ADDR, bin2bcd (tmp->tm_mday)); rtc_write (RTC_HR_REG_ADDR, bin2bcd (tmp->tm_hour)); rtc_write (RTC_MIN_REG_ADDR, bin2bcd (tmp->tm_min)); rtc_write (RTC_SEC_REG_ADDR, bin2bcd (tmp->tm_sec)); |
d1e231941 rtc: allow rtc_se... |
129 130 |
return 0; |
0be62728a Add support for t... |
131 132 133 134 135 136 137 138 139 140 141 142 143 144 |
} /* * Reset the RTC. We also enable the oscillator output on the * SQW/INTB* pin and program it for 32,768 Hz output. Note that * according to the datasheet, turning on the square wave output * increases the current drain on the backup battery from about * 600 nA to 2uA. */ void rtc_reset (void) { rtc_write (RTC_CTL_REG_ADDR, RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2); } |
c340941e4 rtc:ds3232/ds3231... |
145 146 147 148 149 150 151 152 |
/* * Enable 32KHz output */ void rtc_enable_32khz_output(void) { rtc_write(RTC_STAT_REG_ADDR, RTC_STAT_BIT_BB32KHZ | RTC_STAT_BIT_EN32KHZ); } |
0be62728a Add support for t... |
153 154 155 156 157 158 159 160 |
/* * Helper functions */ static uchar rtc_read (uchar reg) { |
6d0f6bcf3 rename CFG_ macro... |
161 |
return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg)); |
0be62728a Add support for t... |
162 163 164 165 166 |
} static void rtc_write (uchar reg, uchar val) { |
6d0f6bcf3 rename CFG_ macro... |
167 |
i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); |
0be62728a Add support for t... |
168 |
} |
a593814f2 rtc/: Remove obso... |
169 |
#endif |