Blame view
board/gdsys/neo/neo.c
2.51 KB
d7b26d583
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 |
/* * (C) Copyright 2007-2008 * Dirk Eibach, Guntermann & Drunck GmbH, eibach@gdsys.de * * See file CREDITS for list of people who contributed to this * project. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of * the License, or (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, * MA 02111-1307 USA */ #include <common.h> #include <command.h> #include <asm/processor.h> #include <asm/io.h> #define HWTYPE_CCX16 1 #define HWREV_300 3 int board_early_init_f(void) { |
952e7760b
|
34 35 36 37 38 39 40 |
mtdcr(UIC0SR, 0xFFFFFFFF); /* clear all ints */ mtdcr(UIC0ER, 0x00000000); /* disable all ints */ mtdcr(UIC0CR, 0x00000000); /* set all to be non-critical */ mtdcr(UIC0PR, 0xFFFFFF80); /* set int polarities */ mtdcr(UIC0TR, 0x10000000); /* set int trigger levels */ mtdcr(UIC0VCR, 0x00000001); /* set vect base=0,INT0 highest prio */ mtdcr(UIC0SR, 0xFFFFFFFF); /* clear all ints */ |
d7b26d583
|
41 42 43 44 45 |
/* * EBC Configuration Register: set ready timeout to 512 ebc-clks * -> ca. 15 us */ |
d1c3b2752
|
46 |
mtebc(EBC0_CFG, 0xa8400000); /* ebc always driven */ |
d7b26d583
|
47 48 49 50 51 52 53 54 55 |
return 0; } /* * Check Board Identity: */ int checkboard(void) { |
f0c0b3a9e
|
56 57 |
char buf[64]; int i = getenv_f("serial#", buf, sizeof(buf)); |
d7b26d583
|
58 59 60 61 62 63 64 |
u16 val = in_le16((void *)CONFIG_FPGA_BASE + 2); u8 unit_type; u8 hardware_cpu_ports; u8 hardware_con_ports; u8 hardware_version; printf("Board: CATCenter Neo"); |
f0c0b3a9e
|
65 |
if (i > 0) { |
d7b26d583
|
66 |
puts(", serial# "); |
f0c0b3a9e
|
67 |
puts(buf); |
d7b26d583
|
68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 |
} puts(" "); unit_type = (val & 0xf000) >> 12; hardware_cpu_ports = ((val & 0x0f00) >> 8) * 8; hardware_con_ports = ((val & 0x00f0) >> 4) * 2; hardware_version = val & 0x000f; switch (unit_type) { case HWTYPE_CCX16: printf("CCX16-FPGA (80 UARTs)"); break; default: printf("UnitType %d, unsupported", unit_type); break; } printf(", %d cpu ports, %d console ports,", hardware_cpu_ports, hardware_con_ports); switch (hardware_version) { case HWREV_300: printf(" HW-Ver 3.00 "); break; default: printf(" HW-Ver %d, unsupported ", hardware_version); break; } return 0; } |