Blame view
include/i2c.h
11.2 KB
1f0452177 Initial revision |
1 |
/* |
385c9ef5a i2c: add i2c_core... |
2 3 4 5 |
* Copyright (C) 2009 Sergey Kubushyn <ksi@koi8.net> * Copyright (C) 2009 - 2013 Heiko Schocher <hs@denx.de> * Changes for multibus/multiadapter I2C support. * |
1f0452177 Initial revision |
6 7 8 |
* (C) Copyright 2001 * Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com. * |
1a4596601 Add GPL-2.0+ SPDX... |
9 |
* SPDX-License-Identifier: GPL-2.0+ |
1f0452177 Initial revision |
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 |
* * The original I2C interface was * (C) 2000 by Paolo Scaffardi (arsenio@tin.it) * AIRVENT SAM s.p.a - RIMINI(ITALY) * but has been changed substantially. */ #ifndef _I2C_H_ #define _I2C_H_ /* * WARNING WARNING WARNING WARNING WARNING WARNING WARNING WARNING * * The implementation MUST NOT use static or global variables if the * I2C routines are used to read SDRAM configuration information * because this is done before the memories are initialized. Limited * use of stack-based variables are OK (the initial stack size is * limited). * * WARNING WARNING WARNING WARNING WARNING WARNING WARNING WARNING */ /* * Configuration items. */ #define I2C_RXTX_LEN 128 /* maximum tx/rx buffer length */ |
385c9ef5a i2c: add i2c_core... |
36 37 38 39 40 |
#if !defined(CONFIG_SYS_I2C_MAX_HOPS) /* no muxes used bus = i2c adapters */ #define CONFIG_SYS_I2C_DIRECT_BUS 1 #define CONFIG_SYS_I2C_MAX_HOPS 0 #define CONFIG_SYS_NUM_I2C_BUSES ll_entry_count(struct i2c_adapter, i2c) |
79b2d0bb2 [PATCH] PPC4xx: A... |
41 |
#else |
385c9ef5a i2c: add i2c_core... |
42 43 |
/* we use i2c muxes */ #undef CONFIG_SYS_I2C_DIRECT_BUS |
79b2d0bb2 [PATCH] PPC4xx: A... |
44 |
#endif |
8c12045a3 [PATCH] I2C: Add ... |
45 |
/* define the I2C bus number for RTC and DTT if not already done */ |
6d0f6bcf3 rename CFG_ macro... |
46 47 |
#if !defined(CONFIG_SYS_RTC_BUS_NUM) #define CONFIG_SYS_RTC_BUS_NUM 0 |
8c12045a3 [PATCH] I2C: Add ... |
48 |
#endif |
6d0f6bcf3 rename CFG_ macro... |
49 50 |
#if !defined(CONFIG_SYS_DTT_BUS_NUM) #define CONFIG_SYS_DTT_BUS_NUM 0 |
8c12045a3 [PATCH] I2C: Add ... |
51 |
#endif |
6d0f6bcf3 rename CFG_ macro... |
52 53 |
#if !defined(CONFIG_SYS_SPD_BUS_NUM) #define CONFIG_SYS_SPD_BUS_NUM 0 |
d8a8ea5c4 [PATCH] I2C: Add ... |
54 |
#endif |
8c12045a3 [PATCH] I2C: Add ... |
55 |
|
385c9ef5a i2c: add i2c_core... |
56 57 58 59 60 61 62 63 64 65 66 67 68 |
struct i2c_adapter { void (*init)(struct i2c_adapter *adap, int speed, int slaveaddr); int (*probe)(struct i2c_adapter *adap, uint8_t chip); int (*read)(struct i2c_adapter *adap, uint8_t chip, uint addr, int alen, uint8_t *buffer, int len); int (*write)(struct i2c_adapter *adap, uint8_t chip, uint addr, int alen, uint8_t *buffer, int len); uint (*set_bus_speed)(struct i2c_adapter *adap, uint speed); int speed; |
d5243359e OMAP24xx I2C: Add... |
69 |
int waitdelay; |
385c9ef5a i2c: add i2c_core... |
70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 |
int slaveaddr; int init_done; int hwadapnr; char *name; }; #define U_BOOT_I2C_MKENT_COMPLETE(_init, _probe, _read, _write, \ _set_speed, _speed, _slaveaddr, _hwadapnr, _name) \ { \ .init = _init, \ .probe = _probe, \ .read = _read, \ .write = _write, \ .set_bus_speed = _set_speed, \ .speed = _speed, \ .slaveaddr = _slaveaddr, \ .init_done = 0, \ .hwadapnr = _hwadapnr, \ .name = #_name \ }; #define U_BOOT_I2C_ADAP_COMPLETE(_name, _init, _probe, _read, _write, \ _set_speed, _speed, _slaveaddr, _hwadapnr) \ ll_entry_declare(struct i2c_adapter, _name, i2c) = \ U_BOOT_I2C_MKENT_COMPLETE(_init, _probe, _read, _write, \ _set_speed, _speed, _slaveaddr, _hwadapnr, _name); struct i2c_adapter *i2c_get_adapter(int index); #ifndef CONFIG_SYS_I2C_DIRECT_BUS struct i2c_mux { int id; char name[16]; }; struct i2c_next_hop { struct i2c_mux mux; uint8_t chip; uint8_t channel; }; struct i2c_bus_hose { int adapter; struct i2c_next_hop next_hop[CONFIG_SYS_I2C_MAX_HOPS]; }; #define I2C_NULL_HOP {{-1, ""}, 0, 0} extern struct i2c_bus_hose i2c_bus[]; #define I2C_ADAPTER(bus) i2c_bus[bus].adapter #else #define I2C_ADAPTER(bus) bus #endif #define I2C_BUS gd->cur_i2c_bus #define I2C_ADAP_NR(bus) i2c_get_adapter(I2C_ADAPTER(bus)) #define I2C_ADAP I2C_ADAP_NR(gd->cur_i2c_bus) #define I2C_ADAP_HWNR (I2C_ADAP->hwadapnr) #ifndef CONFIG_SYS_I2C_DIRECT_BUS #define I2C_MUX_PCA9540_ID 1 #define I2C_MUX_PCA9540 {I2C_MUX_PCA9540_ID, "PCA9540B"} #define I2C_MUX_PCA9542_ID 2 #define I2C_MUX_PCA9542 {I2C_MUX_PCA9542_ID, "PCA9542A"} #define I2C_MUX_PCA9544_ID 3 #define I2C_MUX_PCA9544 {I2C_MUX_PCA9544_ID, "PCA9544A"} #define I2C_MUX_PCA9547_ID 4 #define I2C_MUX_PCA9547 {I2C_MUX_PCA9547_ID, "PCA9547A"} |
e66587495 i2c: Zynq: Suppor... |
137 138 |
#define I2C_MUX_PCA9548_ID 5 #define I2C_MUX_PCA9548 {I2C_MUX_PCA9548_ID, "PCA9548"} |
385c9ef5a i2c: add i2c_core... |
139 |
#endif |
98aed3795 soft_i2c: prevent... |
140 141 |
#ifndef I2C_SOFT_DECLARATIONS # if defined(CONFIG_MPC8260) |
6d0f6bcf3 rename CFG_ macro... |
142 |
# define I2C_SOFT_DECLARATIONS volatile ioport_t *iop = ioport_addr((immap_t *)CONFIG_SYS_IMMR, I2C_PORT); |
98aed3795 soft_i2c: prevent... |
143 |
# elif defined(CONFIG_8xx) |
6d0f6bcf3 rename CFG_ macro... |
144 |
# define I2C_SOFT_DECLARATIONS volatile immap_t *immr = (immap_t *)CONFIG_SYS_IMMR; |
0cf0b9316 convert common fi... |
145 146 147 |
# elif (defined(CONFIG_AT91RM9200) || \ defined(CONFIG_AT91SAM9260) || defined(CONFIG_AT91SAM9261) || \ |
cb96a0a4c i2c: switch from ... |
148 |
defined(CONFIG_AT91SAM9263)) |
781322755 fix: error ATMEL_... |
149 |
# define I2C_SOFT_DECLARATIONS at91_pio_t *pio = (at91_pio_t *) ATMEL_BASE_PIOA; |
98aed3795 soft_i2c: prevent... |
150 151 152 153 |
# else # define I2C_SOFT_DECLARATIONS # endif #endif |
ecf5f077c i2c: merge all i2... |
154 155 |
#ifdef CONFIG_8xx |
9c90a2c8e i2c.h: Provide a ... |
156 |
/* Set default value for the I2C bus speed on 8xx. In the |
ecf5f077c i2c: merge all i2... |
157 158 159 160 161 |
* future, we'll define these in all 8xx board config files. */ #ifndef CONFIG_SYS_I2C_SPEED #define CONFIG_SYS_I2C_SPEED 50000 #endif |
9c90a2c8e i2c.h: Provide a ... |
162 |
#endif |
ecf5f077c i2c: merge all i2... |
163 |
|
9c90a2c8e i2c.h: Provide a ... |
164 165 166 167 168 169 |
/* * Many boards/controllers/drivers don't support an I2C slave interface so * provide a default slave address for them for use in common code. A real * value for CONFIG_SYS_I2C_SLAVE should be defined for any board which does * support a slave interface. */ |
ecf5f077c i2c: merge all i2... |
170 |
#ifndef CONFIG_SYS_I2C_SLAVE |
9c90a2c8e i2c.h: Provide a ... |
171 |
#define CONFIG_SYS_I2C_SLAVE 0xfe |
ecf5f077c i2c: merge all i2... |
172 |
#endif |
1f0452177 Initial revision |
173 174 175 176 177 |
/* * Initialization, must be called once on start up, may be called * repeatedly to change the speed and slave addresses. */ void i2c_init(int speed, int slaveaddr); |
06d01dbe0 * Avoid flicker o... |
178 |
void i2c_init_board(void); |
26a33504a fsl_i2c: Added a ... |
179 180 181 |
#ifdef CONFIG_SYS_I2C_BOARD_LATE_INIT void i2c_board_late_init(void); #endif |
1f0452177 Initial revision |
182 |
|
385c9ef5a i2c: add i2c_core... |
183 184 |
#ifdef CONFIG_SYS_I2C /* |
385c9ef5a i2c: add i2c_core... |
185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 |
* i2c_get_bus_num: * * Returns index of currently active I2C bus. Zero-based. */ unsigned int i2c_get_bus_num(void); /* * i2c_set_bus_num: * * Change the active I2C bus. Subsequent read/write calls will * go to this one. * * bus - bus index, zero based * * Returns: 0 on success, not 0 on failure * */ int i2c_set_bus_num(unsigned int bus); /* * i2c_init_all(): * * Initializes all I2C adapters in the system. All i2c_adap structures must * be initialized beforehead with function pointers and data, including * speed and slaveaddr. Returns 0 on success, non-0 on failure. */ void i2c_init_all(void); /* * Probe the given I2C chip address. Returns 0 if a chip responded, * not 0 on failure. */ int i2c_probe(uint8_t chip); /* * Read/Write interface: * chip: I2C chip address, range 0..127 * addr: Memory (register) address within the chip * alen: Number of bytes to use for addr (typically 1, 2 for larger * memories, 0 for register type devices with only one * register) * buffer: Where to read/write the data * len: How many bytes to read/write * * Returns: 0 on success, not 0 on failure */ int i2c_read(uint8_t chip, unsigned int addr, int alen, uint8_t *buffer, int len); int i2c_write(uint8_t chip, unsigned int addr, int alen, uint8_t *buffer, int len); /* * Utility routines to read/write registers. */ uint8_t i2c_reg_read(uint8_t addr, uint8_t reg); void i2c_reg_write(uint8_t addr, uint8_t reg, uint8_t val); /* * i2c_set_bus_speed: * * Change the speed of the active I2C bus * * speed - bus speed in Hz * * Returns: new bus speed * */ unsigned int i2c_set_bus_speed(unsigned int speed); |
67b23a322 I2C: adding new "... |
255 |
|
385c9ef5a i2c: add i2c_core... |
256 257 258 259 260 |
/* * i2c_get_bus_speed: * * Returns speed of currently active I2C bus in Hz */ |
67b23a322 I2C: adding new "... |
261 |
|
385c9ef5a i2c: add i2c_core... |
262 |
unsigned int i2c_get_bus_speed(void); |
67b23a322 I2C: adding new "... |
263 |
|
385c9ef5a i2c: add i2c_core... |
264 265 266 267 268 269 |
/* * i2c_reloc_fixup: * * Adjusts I2C pointers after U-Boot is relocated to DRAM */ void i2c_reloc_fixup(void); |
ea818dbbc i2c, soft-i2c: sw... |
270 271 272 273 274 275 276 277 |
#if defined(CONFIG_SYS_I2C_SOFT) void i2c_soft_init(void); void i2c_soft_active(void); void i2c_soft_tristate(void); int i2c_soft_read(void); void i2c_soft_sda(int bit); void i2c_soft_scl(int bit); void i2c_soft_delay(void); |
67b23a322 I2C: adding new "... |
278 |
#endif |
385c9ef5a i2c: add i2c_core... |
279 |
#else |
67b23a322 I2C: adding new "... |
280 |
|
1f0452177 Initial revision |
281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 |
/* * Probe the given I2C chip address. Returns 0 if a chip responded, * not 0 on failure. */ int i2c_probe(uchar chip); /* * Read/Write interface: * chip: I2C chip address, range 0..127 * addr: Memory (register) address within the chip * alen: Number of bytes to use for addr (typically 1, 2 for larger * memories, 0 for register type devices with only one * register) * buffer: Where to read/write the data * len: How many bytes to read/write * * Returns: 0 on success, not 0 on failure */ int i2c_read(uchar chip, uint addr, int alen, uchar *buffer, int len); int i2c_write(uchar chip, uint addr, int alen, uchar *buffer, int len); /* * Utility routines to read/write registers. */ |
ecf5f077c i2c: merge all i2... |
305 306 307 308 309 310 311 312 313 314 315 316 317 |
static inline u8 i2c_reg_read(u8 addr, u8 reg) { u8 buf; #ifdef CONFIG_8xx /* MPC8xx needs this. Maybe one day we can get rid of it. */ i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE); #endif #ifdef DEBUG printf("%s: addr=0x%02x, reg=0x%02x ", __func__, addr, reg); #endif |
ecf5f077c i2c: merge all i2... |
318 |
i2c_read(addr, reg, 1, &buf, 1); |
ecf5f077c i2c: merge all i2... |
319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 |
return buf; } static inline void i2c_reg_write(u8 addr, u8 reg, u8 val) { #ifdef CONFIG_8xx /* MPC8xx needs this. Maybe one day we can get rid of it. */ i2c_init(CONFIG_SYS_I2C_SPEED, CONFIG_SYS_I2C_SLAVE); #endif #ifdef DEBUG printf("%s: addr=0x%02x, reg=0x%02x, val=0x%02x ", __func__, addr, reg, val); #endif |
ecf5f077c i2c: merge all i2... |
335 |
i2c_write(addr, reg, 1, &val, 1); |
ecf5f077c i2c: merge all i2... |
336 |
} |
1f0452177 Initial revision |
337 |
|
bb99ad6d8 Add support for m... |
338 339 340 341 342 343 344 345 346 347 |
/* * Functions for setting the current I2C bus and its speed */ /* * i2c_set_bus_num: * * Change the active I2C bus. Subsequent read/write calls will * go to this one. * |
53677ef18 Big white-space c... |
348 |
* bus - bus index, zero based |
bb99ad6d8 Add support for m... |
349 |
* |
53677ef18 Big white-space c... |
350 |
* Returns: 0 on success, not 0 on failure |
bb99ad6d8 Add support for m... |
351 352 |
* */ |
9ca880a25 mpc83xx: Fix dual... |
353 |
int i2c_set_bus_num(unsigned int bus); |
bb99ad6d8 Add support for m... |
354 355 356 357 358 359 |
/* * i2c_get_bus_num: * * Returns index of currently active I2C bus. Zero-based. */ |
9ca880a25 mpc83xx: Fix dual... |
360 |
unsigned int i2c_get_bus_num(void); |
bb99ad6d8 Add support for m... |
361 362 363 364 365 366 |
/* * i2c_set_bus_speed: * * Change the speed of the active I2C bus * |
53677ef18 Big white-space c... |
367 |
* speed - bus speed in Hz |
bb99ad6d8 Add support for m... |
368 |
* |
53677ef18 Big white-space c... |
369 |
* Returns: 0 on success, not 0 on failure |
bb99ad6d8 Add support for m... |
370 371 |
* */ |
9ca880a25 mpc83xx: Fix dual... |
372 |
int i2c_set_bus_speed(unsigned int); |
bb99ad6d8 Add support for m... |
373 374 375 376 377 378 |
/* * i2c_get_bus_speed: * * Returns speed of currently active I2C bus in Hz */ |
9ca880a25 mpc83xx: Fix dual... |
379 |
unsigned int i2c_get_bus_speed(void); |
385c9ef5a i2c: add i2c_core... |
380 381 382 383 384 385 386 387 388 389 |
#endif /* CONFIG_SYS_I2C */ /* * only for backwardcompatibility, should go away if we switched * completely to new multibus support. */ #if defined(CONFIG_SYS_I2C) || defined(CONFIG_I2C_MULTI_BUS) # if !defined(CONFIG_SYS_MAX_I2C_BUS) # define CONFIG_SYS_MAX_I2C_BUS 2 # endif |
ea0f73abb i2c:multibus:fix:... |
390 |
# define I2C_MULTI_BUS 1 |
385c9ef5a i2c: add i2c_core... |
391 392 393 394 |
#else # define CONFIG_SYS_MAX_I2C_BUS 1 # define I2C_MULTI_BUS 0 #endif |
bb99ad6d8 Add support for m... |
395 |
|
cd7b4e82a GCC4.6: Squash wa... |
396 397 398 399 400 401 402 403 404 405 406 407 408 |
/* NOTE: These two functions MUST be always_inline to avoid code growth! */ static inline unsigned int I2C_GET_BUS(void) __attribute__((always_inline)); static inline unsigned int I2C_GET_BUS(void) { return I2C_MULTI_BUS ? i2c_get_bus_num() : 0; } static inline void I2C_SET_BUS(unsigned int bus) __attribute__((always_inline)); static inline void I2C_SET_BUS(unsigned int bus) { if (I2C_MULTI_BUS) i2c_set_bus_num(bus); } |
7ca8f73a0 i2c:soft:multi: S... |
409 410 411 412 413 414 415 416 417 418 419 420 |
/* Multi I2C definitions */ enum { I2C_0, I2C_1, I2C_2, I2C_3, I2C_4, I2C_5, I2C_6, I2C_7, I2C_8, I2C_9, I2C_10, }; /* Multi I2C busses handling */ #ifdef CONFIG_SOFT_I2C_MULTI_BUS extern int get_multi_scl_pin(void); extern int get_multi_sda_pin(void); extern int multi_i2c_init(void); #endif |
a9d2ae701 I2C: Driver chang... |
421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 |
/** * Get FDT values for i2c bus. * * @param blob Device tree blbo * @return the number of I2C bus */ void board_i2c_init(const void *blob); /** * Find the I2C bus number by given a FDT I2C node. * * @param blob Device tree blbo * @param node FDT I2C node to find * @return the number of I2C bus (zero based), or -1 on error */ int i2c_get_bus_num_fdt(int node); /** * Reset the I2C bus represented by the given a FDT I2C node. * * @param blob Device tree blbo * @param node FDT I2C node to find * @return 0 if port was reset, -1 if not found */ int i2c_reset_port_fdt(const void *blob, int node); |
1f0452177 Initial revision |
447 |
#endif /* _I2C_H_ */ |