Eric Lee / smarc-uboot

Blame view

drivers/watchdog/xilinx_tb_wdt.c 1.57 KB
edit raw normal view history
0f21f98dd   Michal Simek   watchdog: Add sup... 
1
2
3
 
  /*
   * Copyright (c) 2011-2013 Xilinx Inc.
   *
1a4596601   Wolfgang Denk   Add GPL-2.0+ SPDX... 
4
 
   * SPDX-License-Identifier:	GPL-2.0+
0f21f98dd   Michal Simek   watchdog: Add sup... 
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
 
   */
  
  #include <common.h>
  #include <asm/io.h>
  #include <asm/microblaze_intc.h>
  #include <asm/processor.h>
  #include <watchdog.h>
  
  #define XWT_CSR0_WRS_MASK	0x00000008 /* Reset status Mask */
  #define XWT_CSR0_WDS_MASK	0x00000004 /* Timer state Mask */
  #define XWT_CSR0_EWDT1_MASK	0x00000002 /* Enable bit 1 Mask*/
  #define XWT_CSRX_EWDT2_MASK	0x00000001 /* Enable bit 2 Mask */
  
  struct watchdog_regs {
  	u32 twcsr0; /* 0x0 */
  	u32 twcsr1; /* 0x4 */
  	u32 tbr; /* 0x8 */
  };
  
  static struct watchdog_regs *watchdog_base =
  			(struct watchdog_regs *)CONFIG_WATCHDOG_BASEADDR;
  
  void hw_watchdog_reset(void)
  {
  	u32 reg;
  
  	/* Read the current contents of TCSR0 */
  	reg = readl(&watchdog_base->twcsr0);
  
  	/* Clear the watchdog WDS bit */
  	if (reg & (XWT_CSR0_EWDT1_MASK | XWT_CSRX_EWDT2_MASK))
  		writel(reg | XWT_CSR0_WDS_MASK, &watchdog_base->twcsr0);
  }
  
  void hw_watchdog_disable(void)
  {
  	u32 reg;
  
  	/* Read the current contents of TCSR0 */
  	reg = readl(&watchdog_base->twcsr0);
  
  	writel(reg & ~XWT_CSR0_EWDT1_MASK, &watchdog_base->twcsr0);
  	writel(~XWT_CSRX_EWDT2_MASK, &watchdog_base->twcsr1);
  
  	puts("Watchdog disabled!
  ");
  }
  
  static void hw_watchdog_isr(void *arg)
  {
  	hw_watchdog_reset();
  }
8c4dba1a5   Michal Simek   microblaze: Fix w... 
57
 
  void hw_watchdog_init(void)
0f21f98dd   Michal Simek   watchdog: Add sup... 
58
59
60
61
62
63
64
65
66
67
 
  {
  	int ret;
  
  	writel((XWT_CSR0_WRS_MASK | XWT_CSR0_WDS_MASK | XWT_CSR0_EWDT1_MASK),
  	       &watchdog_base->twcsr0);
  	writel(XWT_CSRX_EWDT2_MASK, &watchdog_base->twcsr1);
  
  	ret = install_interrupt_handler(CONFIG_WATCHDOG_IRQ,
  						hw_watchdog_isr, NULL);
  	if (ret)
8c4dba1a5   Michal Simek   microblaze: Fix w... 
68
 
  		puts("Watchdog IRQ registration failed.");
0f21f98dd   Michal Simek   watchdog: Add sup... 
69
 
  }