Blame view

arch/arm/include/debug/8250.S 1002 Bytes
d41ce506b   Eric Lee   Initial Release, ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
  /*
   * arch/arm/include/debug/8250.S
   *
   *  Copyright (C) 1994-2013 Russell King
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  #include <linux/serial_reg.h>
  
  		.macro	addruart, rp, rv, tmp
  		ldr	\rp, =CONFIG_DEBUG_UART_PHYS
  		ldr	\rv, =CONFIG_DEBUG_UART_VIRT
  		.endm
  
  #ifdef CONFIG_DEBUG_UART_8250_WORD
  		.macro	store, rd, rx:vararg
  		str	\rd, \rx
  		.endm
  
  		.macro	load, rd, rx:vararg
  		ldr	\rd, \rx
  		.endm
  #else
  		.macro	store, rd, rx:vararg
  		strb	\rd, \rx
  		.endm
  
  		.macro	load, rd, rx:vararg
  		ldrb	\rd, \rx
  		.endm
  #endif
  
  #define UART_SHIFT CONFIG_DEBUG_UART_8250_SHIFT
  
  		.macro	senduart,rd,rx
  		store	\rd, [\rx, #UART_TX << UART_SHIFT]
  		.endm
  
  		.macro	busyuart,rd,rx
  1002:		load	\rd, [\rx, #UART_LSR << UART_SHIFT]
  		and	\rd, \rd, #UART_LSR_TEMT | UART_LSR_THRE
  		teq	\rd, #UART_LSR_TEMT | UART_LSR_THRE
  		bne	1002b
  		.endm
  
  		.macro	waituart,rd,rx
  #ifdef CONFIG_DEBUG_UART_8250_FLOW_CONTROL
  1001:		load	\rd, [\rx, #UART_MSR << UART_SHIFT]
  		tst	\rd, #UART_MSR_CTS
  		beq	1001b
  #endif
  		.endm