Blame view
arch/arm/mach-exynos/spl_boot.c
7.53 KB
d41ce506b Initial Release, ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 |
/* * Copyright (C) 2012 Samsung Electronics * * SPDX-License-Identifier: GPL-2.0+ */ #include <common.h> #include <config.h> #include <asm/arch/clock.h> #include <asm/arch/clk.h> #include <asm/arch/dmc.h> #include <asm/arch/periph.h> #include <asm/arch/pinmux.h> #include <asm/arch/power.h> #include <asm/arch/spl.h> #include <asm/arch/spi.h> #include "common_setup.h" #include "clock_init.h" DECLARE_GLOBAL_DATA_PTR; /* Index into irom ptr table */ enum index { MMC_INDEX, EMMC44_INDEX, EMMC44_END_INDEX, SPI_INDEX, USB_INDEX, }; /* IROM Function Pointers Table */ u32 irom_ptr_table[] = { [MMC_INDEX] = 0x02020030, /* iROM Function Pointer-SDMMC boot */ [EMMC44_INDEX] = 0x02020044, /* iROM Function Pointer-EMMC4.4 boot*/ [EMMC44_END_INDEX] = 0x02020048,/* iROM Function Pointer -EMMC4.4 end boot operation */ [SPI_INDEX] = 0x02020058, /* iROM Function Pointer-SPI boot */ [USB_INDEX] = 0x02020070, /* iROM Function Pointer-USB boot*/ }; void *get_irom_func(int index) { return (void *)*(u32 *)irom_ptr_table[index]; } #ifdef CONFIG_USB_BOOTING /* * Set/clear program flow prediction and return the previous state. */ static int config_branch_prediction(int set_cr_z) { unsigned int cr; /* System Control Register: 11th bit Z Branch prediction enable */ cr = get_cr(); set_cr(set_cr_z ? cr | CR_Z : cr & ~CR_Z); return cr & CR_Z; } #endif #ifdef CONFIG_SPI_BOOTING static void spi_rx_tx(struct exynos_spi *regs, int todo, void *dinp, void const *doutp, int i) { uint *rxp = (uint *)(dinp + (i * (32 * 1024))); int rx_lvl, tx_lvl; uint out_bytes, in_bytes; out_bytes = todo; in_bytes = todo; setbits_le32(®s->ch_cfg, SPI_CH_RST); clrbits_le32(®s->ch_cfg, SPI_CH_RST); writel(((todo * 8) / 32) | SPI_PACKET_CNT_EN, ®s->pkt_cnt); while (in_bytes) { uint32_t spi_sts; int temp; spi_sts = readl(®s->spi_sts); rx_lvl = ((spi_sts >> 15) & 0x7f); tx_lvl = ((spi_sts >> 6) & 0x7f); while (tx_lvl < 32 && out_bytes) { temp = 0xffffffff; writel(temp, ®s->tx_data); out_bytes -= 4; tx_lvl += 4; } while (rx_lvl >= 4 && in_bytes) { temp = readl(®s->rx_data); if (rxp) *rxp++ = temp; in_bytes -= 4; rx_lvl -= 4; } } } /* * Copy uboot from spi flash to RAM * * @parma uboot_size size of u-boot to copy * @param uboot_addr address in u-boot to copy */ static void exynos_spi_copy(unsigned int uboot_size, unsigned int uboot_addr) { int upto, todo; int i, timeout = 100; struct exynos_spi *regs = (struct exynos_spi *)CONFIG_ENV_SPI_BASE; set_spi_clk(PERIPH_ID_SPI1, 50000000); /* set spi clock to 50Mhz */ /* set the spi1 GPIO */ exynos_pinmux_config(PERIPH_ID_SPI1, PINMUX_FLAG_NONE); /* set pktcnt and enable it */ writel(4 | SPI_PACKET_CNT_EN, ®s->pkt_cnt); /* set FB_CLK_SEL */ writel(SPI_FB_DELAY_180, ®s->fb_clk); /* set CH_WIDTH and BUS_WIDTH as word */ setbits_le32(®s->mode_cfg, SPI_MODE_CH_WIDTH_WORD | SPI_MODE_BUS_WIDTH_WORD); clrbits_le32(®s->ch_cfg, SPI_CH_CPOL_L); /* CPOL: active high */ /* clear rx and tx channel if set priveously */ clrbits_le32(®s->ch_cfg, SPI_RX_CH_ON | SPI_TX_CH_ON); setbits_le32(®s->swap_cfg, SPI_RX_SWAP_EN | SPI_RX_BYTE_SWAP | SPI_RX_HWORD_SWAP); /* do a soft reset */ setbits_le32(®s->ch_cfg, SPI_CH_RST); clrbits_le32(®s->ch_cfg, SPI_CH_RST); /* now set rx and tx channel ON */ setbits_le32(®s->ch_cfg, SPI_RX_CH_ON | SPI_TX_CH_ON | SPI_CH_HS_EN); clrbits_le32(®s->cs_reg, SPI_SLAVE_SIG_INACT); /* CS low */ /* Send read instruction (0x3h) followed by a 24 bit addr */ writel((SF_READ_DATA_CMD << 24) | SPI_FLASH_UBOOT_POS, ®s->tx_data); /* waiting for TX done */ while (!(readl(®s->spi_sts) & SPI_ST_TX_DONE)) { if (!timeout) { debug("SPI TIMEOUT "); break; } timeout--; } for (upto = 0, i = 0; upto < uboot_size; upto += todo, i++) { todo = min(uboot_size - upto, (unsigned int)(1 << 15)); spi_rx_tx(regs, todo, (void *)(uboot_addr), (void *)(SPI_FLASH_UBOOT_POS), i); } setbits_le32(®s->cs_reg, SPI_SLAVE_SIG_INACT);/* make the CS high */ /* * Let put controller mode to BYTE as * SPI driver does not support WORD mode yet */ clrbits_le32(®s->mode_cfg, SPI_MODE_CH_WIDTH_WORD | SPI_MODE_BUS_WIDTH_WORD); writel(0, ®s->swap_cfg); /* * Flush spi tx, rx fifos and reset the SPI controller * and clear rx/tx channel */ clrsetbits_le32(®s->ch_cfg, SPI_CH_HS_EN, SPI_CH_RST); clrbits_le32(®s->ch_cfg, SPI_CH_RST); clrbits_le32(®s->ch_cfg, SPI_TX_CH_ON | SPI_RX_CH_ON); } #endif /* * Copy U-Boot from mmc to RAM: * COPY_BL2_FNPTR_ADDR: Address in iRAM, which Contains * Pointer to API (Data transfer from mmc to ram) */ void copy_uboot_to_ram(void) { unsigned int bootmode = BOOT_MODE_OM; u32 (*copy_bl2)(u32 offset, u32 nblock, u32 dst) = NULL; u32 offset = 0, size = 0; #ifdef CONFIG_SPI_BOOTING struct spl_machine_param *param = spl_get_machine_params(); #endif #ifdef CONFIG_SUPPORT_EMMC_BOOT u32 (*copy_bl2_from_emmc)(u32 nblock, u32 dst); void (*end_bootop_from_emmc)(void); #endif #ifdef CONFIG_USB_BOOTING int is_cr_z_set; unsigned int sec_boot_check; /* * Note that older hardware (before Exynos5800) does not expect any * arguments, but it does not hurt to pass them, so a common function * prototype is used. */ u32 (*usb_copy)(u32 num_of_block, u32 *dst); /* Read iRAM location to check for secondary USB boot mode */ sec_boot_check = readl(EXYNOS_IRAM_SECONDARY_BASE); if (sec_boot_check == EXYNOS_USB_SECONDARY_BOOT) bootmode = BOOT_MODE_USB; #endif if (bootmode == BOOT_MODE_OM) bootmode = get_boot_mode(); switch (bootmode) { #ifdef CONFIG_SPI_BOOTING case BOOT_MODE_SERIAL: /* Customised function to copy u-boot from SF */ exynos_spi_copy(param->uboot_size, CONFIG_SYS_TEXT_BASE); break; #endif case BOOT_MODE_SD: offset = BL2_START_OFFSET; size = BL2_SIZE_BLOC_COUNT; copy_bl2 = get_irom_func(MMC_INDEX); break; #ifdef CONFIG_SUPPORT_EMMC_BOOT case BOOT_MODE_EMMC: /* Set the FSYS1 clock divisor value for EMMC boot */ emmc_boot_clk_div_set(); copy_bl2_from_emmc = get_irom_func(EMMC44_INDEX); end_bootop_from_emmc = get_irom_func(EMMC44_END_INDEX); copy_bl2_from_emmc(BL2_SIZE_BLOC_COUNT, CONFIG_SYS_TEXT_BASE); end_bootop_from_emmc(); break; #endif #ifdef CONFIG_USB_BOOTING case BOOT_MODE_USB: /* * iROM needs program flow prediction to be disabled * before copy from USB device to RAM */ is_cr_z_set = config_branch_prediction(0); usb_copy = get_irom_func(USB_INDEX); usb_copy(0, (u32 *)CONFIG_SYS_TEXT_BASE); config_branch_prediction(is_cr_z_set); break; #endif default: break; } if (copy_bl2) copy_bl2(offset, size, CONFIG_SYS_TEXT_BASE); } void memzero(void *s, size_t n) { char *ptr = s; size_t i; for (i = 0; i < n; i++) *ptr++ = '\0'; } /** * Set up the U-Boot global_data pointer * * This sets the address of the global data, and sets up basic values. * * @param gdp Value to give to gd */ static void setup_global_data(gd_t *gdp) { gd = gdp; memzero((void *)gd, sizeof(gd_t)); gd->flags |= GD_FLG_RELOC; gd->baudrate = CONFIG_BAUDRATE; gd->have_console = 1; } void board_init_f(unsigned long bootflag) { __aligned(8) gd_t local_gd; __attribute__((noreturn)) void (*uboot)(void); setup_global_data(&local_gd); if (do_lowlevel_init()) power_exit_wakeup(); copy_uboot_to_ram(); /* Jump to U-Boot image */ uboot = (void *)CONFIG_SYS_TEXT_BASE; (*uboot)(); /* Never returns Here */ } /* Place Holders */ void board_init_r(gd_t *id, ulong dest_addr) { /* Function attribute is no-return */ /* This Function never executes */ while (1) ; } |