Blame view
drivers/gpio/mpc8xxx_gpio.c
6.68 KB
d41ce506b Initial Release, ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 |
/* * (C) Copyright 2016 * Mario Six, Guntermann & Drunck GmbH, mario.six@gdsys.cc * * based on arch/powerpc/include/asm/mpc85xx_gpio.h, which is * * Copyright 2010 eXMeritus, A Boeing Company * * SPDX-License-Identifier: GPL-2.0+ */ #include <common.h> #include <dm.h> #include <mapmem.h> #include <asm/gpio.h> struct ccsr_gpio { u32 gpdir; u32 gpodr; u32 gpdat; u32 gpier; u32 gpimr; u32 gpicr; }; struct mpc8xxx_gpio_data { /* The bank's register base in memory */ struct ccsr_gpio __iomem *base; /* The address of the registers; used to identify the bank */ ulong addr; /* The GPIO count of the bank */ uint gpio_count; /* The GPDAT register cannot be used to determine the value of output * pins on MPC8572/MPC8536, so we shadow it and use the shadowed value * for output pins */ u32 dat_shadow; ulong type; }; enum { MPC8XXX_GPIO_TYPE, MPC5121_GPIO_TYPE, }; inline u32 gpio_mask(uint gpio) { return (1U << (31 - (gpio))); } static inline u32 mpc8xxx_gpio_get_val(struct ccsr_gpio *base, u32 mask) { return in_be32(&base->gpdat) & mask; } static inline u32 mpc8xxx_gpio_get_dir(struct ccsr_gpio *base, u32 mask) { return in_be32(&base->gpdir) & mask; } static inline void mpc8xxx_gpio_set_in(struct ccsr_gpio *base, u32 gpios) { clrbits_be32(&base->gpdat, gpios); /* GPDIR register 0 -> input */ clrbits_be32(&base->gpdir, gpios); } static inline void mpc8xxx_gpio_set_low(struct ccsr_gpio *base, u32 gpios) { clrbits_be32(&base->gpdat, gpios); /* GPDIR register 1 -> output */ setbits_be32(&base->gpdir, gpios); } static inline void mpc8xxx_gpio_set_high(struct ccsr_gpio *base, u32 gpios) { setbits_be32(&base->gpdat, gpios); /* GPDIR register 1 -> output */ setbits_be32(&base->gpdir, gpios); } static inline int mpc8xxx_gpio_open_drain_val(struct ccsr_gpio *base, u32 mask) { return in_be32(&base->gpodr) & mask; } static inline void mpc8xxx_gpio_open_drain_on(struct ccsr_gpio *base, u32 gpios) { /* GPODR register 1 -> open drain on */ setbits_be32(&base->gpodr, gpios); } static inline void mpc8xxx_gpio_open_drain_off(struct ccsr_gpio *base, u32 gpios) { /* GPODR register 0 -> open drain off (actively driven) */ clrbits_be32(&base->gpodr, gpios); } static int mpc8xxx_gpio_direction_input(struct udevice *dev, uint gpio) { struct mpc8xxx_gpio_data *data = dev_get_priv(dev); mpc8xxx_gpio_set_in(data->base, gpio_mask(gpio)); return 0; } static int mpc8xxx_gpio_set_value(struct udevice *dev, uint gpio, int value) { struct mpc8xxx_gpio_data *data = dev_get_priv(dev); if (value) { data->dat_shadow |= gpio_mask(gpio); mpc8xxx_gpio_set_high(data->base, gpio_mask(gpio)); } else { data->dat_shadow &= ~gpio_mask(gpio); mpc8xxx_gpio_set_low(data->base, gpio_mask(gpio)); } return 0; } static int mpc8xxx_gpio_direction_output(struct udevice *dev, uint gpio, int value) { struct mpc8xxx_gpio_data *data = dev_get_priv(dev); /* GPIO 28..31 are input only on MPC5121 */ if (data->type == MPC5121_GPIO_TYPE && gpio >= 28) return -EINVAL; return mpc8xxx_gpio_set_value(dev, gpio, value); } static int mpc8xxx_gpio_get_value(struct udevice *dev, uint gpio) { struct mpc8xxx_gpio_data *data = dev_get_priv(dev); if (!!mpc8xxx_gpio_get_dir(data->base, gpio_mask(gpio))) { /* Output -> use shadowed value */ return !!(data->dat_shadow & gpio_mask(gpio)); } /* Input -> read value from GPDAT register */ return !!mpc8xxx_gpio_get_val(data->base, gpio_mask(gpio)); } static int mpc8xxx_gpio_get_open_drain(struct udevice *dev, uint gpio) { struct mpc8xxx_gpio_data *data = dev_get_priv(dev); return !!mpc8xxx_gpio_open_drain_val(data->base, gpio_mask(gpio)); } static int mpc8xxx_gpio_set_open_drain(struct udevice *dev, uint gpio, int value) { struct mpc8xxx_gpio_data *data = dev_get_priv(dev); if (value) mpc8xxx_gpio_open_drain_on(data->base, gpio_mask(gpio)); else mpc8xxx_gpio_open_drain_off(data->base, gpio_mask(gpio)); return 0; } static int mpc8xxx_gpio_get_function(struct udevice *dev, uint gpio) { struct mpc8xxx_gpio_data *data = dev_get_priv(dev); int dir; dir = !!mpc8xxx_gpio_get_dir(data->base, gpio_mask(gpio)); return dir ? GPIOF_OUTPUT : GPIOF_INPUT; } #if CONFIG_IS_ENABLED(OF_CONTROL) static int mpc8xxx_gpio_ofdata_to_platdata(struct udevice *dev) { struct mpc8xxx_gpio_plat *plat = dev_get_platdata(dev); fdt_addr_t addr; u32 reg[2]; dev_read_u32_array(dev, "reg", reg, 2); addr = dev_translate_address(dev, reg); plat->addr = addr; plat->size = reg[1]; plat->ngpios = dev_read_u32_default(dev, "ngpios", 32); return 0; } #endif static int mpc8xxx_gpio_platdata_to_priv(struct udevice *dev) { struct mpc8xxx_gpio_data *priv = dev_get_priv(dev); struct mpc8xxx_gpio_plat *plat = dev_get_platdata(dev); unsigned long size = plat->size; ulong driver_data = dev_get_driver_data(dev); if (size == 0) size = 0x100; priv->addr = plat->addr; priv->base = map_sysmem(plat->addr, size); if (!priv->base) return -ENOMEM; priv->gpio_count = plat->ngpios; priv->dat_shadow = 0; priv->type = driver_data; return 0; } static int mpc8xxx_gpio_probe(struct udevice *dev) { struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev); struct mpc8xxx_gpio_data *data = dev_get_priv(dev); char name[32], *str; mpc8xxx_gpio_platdata_to_priv(dev); snprintf(name, sizeof(name), "MPC@%lx_", data->addr); str = strdup(name); if (!str) return -ENOMEM; uc_priv->bank_name = str; uc_priv->gpio_count = data->gpio_count; return 0; } static const struct dm_gpio_ops gpio_mpc8xxx_ops = { .direction_input = mpc8xxx_gpio_direction_input, .direction_output = mpc8xxx_gpio_direction_output, .get_value = mpc8xxx_gpio_get_value, .set_value = mpc8xxx_gpio_set_value, .get_open_drain = mpc8xxx_gpio_get_open_drain, .set_open_drain = mpc8xxx_gpio_set_open_drain, .get_function = mpc8xxx_gpio_get_function, }; static const struct udevice_id mpc8xxx_gpio_ids[] = { { .compatible = "fsl,pq3-gpio", .data = MPC8XXX_GPIO_TYPE }, { .compatible = "fsl,mpc8308-gpio", .data = MPC8XXX_GPIO_TYPE }, { .compatible = "fsl,mpc8349-gpio", .data = MPC8XXX_GPIO_TYPE }, { .compatible = "fsl,mpc8572-gpio", .data = MPC8XXX_GPIO_TYPE}, { .compatible = "fsl,mpc8610-gpio", .data = MPC8XXX_GPIO_TYPE}, { .compatible = "fsl,mpc5121-gpio", .data = MPC5121_GPIO_TYPE, }, { .compatible = "fsl,qoriq-gpio", .data = MPC8XXX_GPIO_TYPE }, { /* sentinel */ } }; U_BOOT_DRIVER(gpio_mpc8xxx) = { .name = "gpio_mpc8xxx", .id = UCLASS_GPIO, .ops = &gpio_mpc8xxx_ops, #if CONFIG_IS_ENABLED(OF_CONTROL) .ofdata_to_platdata = mpc8xxx_gpio_ofdata_to_platdata, .platdata_auto_alloc_size = sizeof(struct mpc8xxx_gpio_plat), .of_match = mpc8xxx_gpio_ids, #endif .probe = mpc8xxx_gpio_probe, .priv_auto_alloc_size = sizeof(struct mpc8xxx_gpio_data), }; |