Blame view

drivers/pinctrl/uniphier/pinctrl-uniphier-core.c 7.48 KB
d41ce506b   Eric Lee   Initial Release, ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
  /*
   * Copyright (C) 2015-2016 Socionext Inc.
   *   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #include <common.h>
  #include <dm.h>
  #include <linux/io.h>
  #include <linux/err.h>
  #include <linux/kernel.h>
  #include <linux/sizes.h>
  #include <dm/pinctrl.h>
  
  #include "pinctrl-uniphier.h"
  
  #define UNIPHIER_PINCTRL_PINMUX_BASE	0x1000
  #define UNIPHIER_PINCTRL_LOAD_PINMUX	0x1700
  #define UNIPHIER_PINCTRL_PUPDCTRL_BASE	0x1a00
  #define UNIPHIER_PINCTRL_IECTRL		0x1d00
  
  static const char *uniphier_pinctrl_dummy_name = "_dummy";
  
  static int uniphier_pinctrl_get_groups_count(struct udevice *dev)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  
  	return priv->socdata->groups_count;
  }
  
  static const char *uniphier_pinctrl_get_group_name(struct udevice *dev,
  						   unsigned selector)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  
  	if (!priv->socdata->groups[selector].name)
  		return uniphier_pinctrl_dummy_name;
  
  	return priv->socdata->groups[selector].name;
  }
  
  static int uniphier_pinmux_get_functions_count(struct udevice *dev)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  
  	return priv->socdata->functions_count;
  }
  
  static const char *uniphier_pinmux_get_function_name(struct udevice *dev,
  						     unsigned selector)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  
  	if (!priv->socdata->functions[selector])
  		return uniphier_pinctrl_dummy_name;
  
  	return priv->socdata->functions[selector];
  }
  
  static int uniphier_pinconf_input_enable_perpin(struct udevice *dev,
  						unsigned int pin, int enable)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  	unsigned reg;
  	u32 mask, tmp;
  
  	reg = UNIPHIER_PINCTRL_IECTRL + pin / 32 * 4;
  	mask = BIT(pin % 32);
  
  	tmp = readl(priv->base + reg);
  	if (enable)
  		tmp |= mask;
  	else
  		tmp &= ~mask;
  	writel(tmp, priv->base + reg);
  
  	return 0;
  }
  
  static int uniphier_pinconf_input_enable_legacy(struct udevice *dev,
  						unsigned int pin, int enable)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  
  	/*
  	 * Multiple pins share one input enable, per-pin disabling is
  	 * impossible.
  	 */
  	if (!enable)
  		return -EINVAL;
  
  	/* Set all bits instead of having a bunch of pin data */
  	writel(U32_MAX, priv->base + UNIPHIER_PINCTRL_IECTRL);
  
  	return 0;
  }
  
  static int uniphier_pinconf_input_enable(struct udevice *dev,
  					 unsigned int pin, int enable)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  
  	if (priv->socdata->caps & UNIPHIER_PINCTRL_CAPS_PERPIN_IECTRL)
  		return uniphier_pinconf_input_enable_perpin(dev, pin, enable);
  	else
  		return uniphier_pinconf_input_enable_legacy(dev, pin, enable);
  }
  
  #if CONFIG_IS_ENABLED(PINCONF)
  
  static const struct pinconf_param uniphier_pinconf_params[] = {
  	{ "bias-disable", PIN_CONFIG_BIAS_DISABLE, 0 },
  	{ "bias-pull-up", PIN_CONFIG_BIAS_PULL_UP, 1 },
  	{ "bias-pull-down", PIN_CONFIG_BIAS_PULL_DOWN, 1 },
  	{ "bias-pull-pin-default", PIN_CONFIG_BIAS_PULL_PIN_DEFAULT, 1 },
  	{ "input-enable", PIN_CONFIG_INPUT_ENABLE, 1 },
  	{ "input-disable", PIN_CONFIG_INPUT_ENABLE, 0 },
  };
  
  static int uniphier_pinconf_bias_set(struct udevice *dev, unsigned int pin,
  				     unsigned int param, unsigned int arg)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  	unsigned int enable = 1;
  	unsigned int reg;
  	u32 mask, tmp;
  
  	if (!(priv->socdata->caps & UNIPHIER_PINCTRL_CAPS_PUPD_SIMPLE))
  		return -ENOTSUPP;
  
  	switch (param) {
  	case PIN_CONFIG_BIAS_DISABLE:
  		enable = 0;
  		break;
  	case PIN_CONFIG_BIAS_PULL_UP:
  	case PIN_CONFIG_BIAS_PULL_DOWN:
  		if (arg == 0)	/* total bias is not supported */
  			return -EINVAL;
  		break;
  	case PIN_CONFIG_BIAS_PULL_PIN_DEFAULT:
  		if (arg == 0)	/* configuration ignored */
  			return 0;
  	default:
  		BUG();
  	}
  
  	reg = UNIPHIER_PINCTRL_PUPDCTRL_BASE + pin / 32 * 4;
  	mask = BIT(pin % 32);
  
  	tmp = readl(priv->base + reg);
  	if (enable)
  		tmp |= mask;
  	else
  		tmp &= ~mask;
  	writel(tmp, priv->base + reg);
  
  	return 0;
  }
  
  static int uniphier_pinconf_set_one(struct udevice *dev, unsigned int pin,
  				    unsigned int param, unsigned int arg)
  {
  	int ret;
  
  	switch (param) {
  	case PIN_CONFIG_BIAS_DISABLE:
  	case PIN_CONFIG_BIAS_PULL_UP:
  	case PIN_CONFIG_BIAS_PULL_DOWN:
  	case PIN_CONFIG_BIAS_PULL_PIN_DEFAULT:
  		ret = uniphier_pinconf_bias_set(dev, pin, param, arg);
  		break;
  	case PIN_CONFIG_INPUT_ENABLE:
  		ret = uniphier_pinconf_input_enable(dev, pin, arg);
  		break;
  	default:
  		printf("unsupported configuration parameter %u
  ", param);
  		return -EINVAL;
  	}
  
  	return ret;
  }
  
  static int uniphier_pinconf_group_set(struct udevice *dev,
  				      unsigned int group_selector,
  				      unsigned int param, unsigned int arg)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  	const struct uniphier_pinctrl_group *grp =
  					&priv->socdata->groups[group_selector];
  	int i, ret;
  
  	for (i = 0; i < grp->num_pins; i++) {
  		ret = uniphier_pinconf_set_one(dev, grp->pins[i], param, arg);
  		if (ret)
  			return ret;
  	}
  
  	return 0;
  }
  
  #endif /* CONFIG_IS_ENABLED(PINCONF) */
  
  static void uniphier_pinmux_set_one(struct udevice *dev, unsigned pin,
  				    int muxval)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  	unsigned reg, reg_end, shift, mask;
  	unsigned mux_bits = 8;
  	unsigned reg_stride = 4;
  	bool load_pinctrl = false;
  	u32 tmp;
  
  	/* some pins need input-enabling */
  	uniphier_pinconf_input_enable(dev, pin, 1);
  
  	if (muxval < 0)
  		return;		/* dedicated pin; nothing to do for pin-mux */
  
  	if (priv->socdata->caps & UNIPHIER_PINCTRL_CAPS_MUX_4BIT)
  		mux_bits = 4;
  
  	if (priv->socdata->caps & UNIPHIER_PINCTRL_CAPS_DBGMUX_SEPARATE) {
  		/*
  		 *  Mode       offset        bit
  		 *  Normal     4 * n     shift+3:shift
  		 *  Debug      4 * n     shift+7:shift+4
  		 */
  		mux_bits /= 2;
  		reg_stride = 8;
  		load_pinctrl = true;
  	}
  
  	reg = UNIPHIER_PINCTRL_PINMUX_BASE + pin * mux_bits / 32 * reg_stride;
  	reg_end = reg + reg_stride;
  	shift = pin * mux_bits % 32;
  	mask = (1U << mux_bits) - 1;
  
  	/*
  	 * If reg_stride is greater than 4, the MSB of each pinsel shall be
  	 * stored in the offset+4.
  	 */
  	for (; reg < reg_end; reg += 4) {
  		tmp = readl(priv->base + reg);
  		tmp &= ~(mask << shift);
  		tmp |= (mask & muxval) << shift;
  		writel(tmp, priv->base + reg);
  
  		muxval >>= mux_bits;
  	}
  
  	if (load_pinctrl)
  		writel(1, priv->base + UNIPHIER_PINCTRL_LOAD_PINMUX);
  }
  
  static int uniphier_pinmux_group_set(struct udevice *dev,
  				     unsigned group_selector,
  				     unsigned func_selector)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  	const struct uniphier_pinctrl_group *grp =
  					&priv->socdata->groups[group_selector];
  	int i;
  
  	for (i = 0; i < grp->num_pins; i++)
  		uniphier_pinmux_set_one(dev, grp->pins[i], grp->muxvals[i]);
  
  	return 0;
  }
  
  const struct pinctrl_ops uniphier_pinctrl_ops = {
  	.get_groups_count = uniphier_pinctrl_get_groups_count,
  	.get_group_name = uniphier_pinctrl_get_group_name,
  	.get_functions_count = uniphier_pinmux_get_functions_count,
  	.get_function_name = uniphier_pinmux_get_function_name,
  	.pinmux_group_set = uniphier_pinmux_group_set,
  #if CONFIG_IS_ENABLED(PINCONF)
  	.pinconf_num_params = ARRAY_SIZE(uniphier_pinconf_params),
  	.pinconf_params = uniphier_pinconf_params,
  	.pinconf_group_set = uniphier_pinconf_group_set,
  #endif
  	.set_state = pinctrl_generic_set_state,
  };
  
  int uniphier_pinctrl_probe(struct udevice *dev,
  			   struct uniphier_pinctrl_socdata *socdata)
  {
  	struct uniphier_pinctrl_priv *priv = dev_get_priv(dev);
  	fdt_addr_t addr;
  
  	addr = devfdt_get_addr(dev->parent);
  	if (addr == FDT_ADDR_T_NONE)
  		return -EINVAL;
  
  	priv->base = devm_ioremap(dev, addr, SZ_4K);
  	if (!priv->base)
  		return -ENOMEM;
  
  	priv->socdata = socdata;
  
  	return 0;
  }