Eric Lee / smarc-uboot

Blame view

drivers/spi/cadence_qspi.h 2.44 KB
edit raw normal view history
d41ce506b   Eric Lee   Initial Release, ... 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
 
  /*
   * Copyright (C) 2012
   * Altera Corporation <www.altera.com>
   *
   * SPDX-License-Identifier:	GPL-2.0+
   */
  
  #ifndef __CADENCE_QSPI_H__
  #define __CADENCE_QSPI_H__
  
  #define CQSPI_IS_ADDR(cmd_len)		(cmd_len > 1 ? 1 : 0)
  
  #define CQSPI_NO_DECODER_MAX_CS		4
  #define CQSPI_DECODER_MAX_CS		16
  #define CQSPI_READ_CAPTURE_MAX_DELAY	16
  
  struct cadence_spi_platdata {
  	unsigned int	max_hz;
  	void		*regbase;
  	void		*ahbbase;
  	bool		is_decoded_cs;
  	u32		fifo_depth;
  	u32		fifo_width;
  	u32		trigger_address;
  
  	/* Flash parameters */
  	u32		page_size;
  	u32		block_size;
  	u32		tshsl_ns;
  	u32		tsd2d_ns;
  	u32		tchsh_ns;
  	u32		tslch_ns;
  };
  
  struct cadence_spi_priv {
  	void		*regbase;
  	void		*ahbbase;
  	size_t		cmd_len;
  	u8		cmd_buf[32];
  	size_t		data_len;
  
  	int		qspi_is_init;
  	unsigned int	qspi_calibrated_hz;
  	unsigned int	qspi_calibrated_cs;
  	unsigned int	previous_hz;
  };
  
  /* Functions call declaration */
  void cadence_qspi_apb_controller_init(struct cadence_spi_platdata *plat);
  void cadence_qspi_apb_controller_enable(void *reg_base_addr);
  void cadence_qspi_apb_controller_disable(void *reg_base_addr);
  
  int cadence_qspi_apb_command_read(void *reg_base_addr,
  	unsigned int cmdlen, const u8 *cmdbuf, unsigned int rxlen, u8 *rxbuf);
  int cadence_qspi_apb_command_write(void *reg_base_addr,
  	unsigned int cmdlen, const u8 *cmdbuf,
  	unsigned int txlen,  const u8 *txbuf);
  
  int cadence_qspi_apb_indirect_read_setup(struct cadence_spi_platdata *plat,
  	unsigned int cmdlen, unsigned int rx_width, const u8 *cmdbuf);
  int cadence_qspi_apb_indirect_read_execute(struct cadence_spi_platdata *plat,
  	unsigned int rxlen, u8 *rxbuf);
  int cadence_qspi_apb_indirect_write_setup(struct cadence_spi_platdata *plat,
  	unsigned int cmdlen, const u8 *cmdbuf);
  int cadence_qspi_apb_indirect_write_execute(struct cadence_spi_platdata *plat,
  	unsigned int txlen, const u8 *txbuf);
  
  void cadence_qspi_apb_chipselect(void *reg_base,
  	unsigned int chip_select, unsigned int decoder_enable);
  void cadence_qspi_apb_set_clk_mode(void *reg_base, uint mode);
  void cadence_qspi_apb_config_baudrate_div(void *reg_base,
  	unsigned int ref_clk_hz, unsigned int sclk_hz);
  void cadence_qspi_apb_delay(void *reg_base,
  	unsigned int ref_clk, unsigned int sclk_hz,
  	unsigned int tshsl_ns, unsigned int tsd2d_ns,
  	unsigned int tchsh_ns, unsigned int tslch_ns);
  void cadence_qspi_apb_enter_xip(void *reg_base, char xip_dummy);
  void cadence_qspi_apb_readdata_capture(void *reg_base,
  	unsigned int bypass, unsigned int delay);
  
  #endif /* __CADENCE_QSPI_H__ */