23 Jul, 2014
2 commits
-
Internal SRAM has been incresed from 8KB to 16KB for IFC cotroller ver 2.0.
Update the page offset calculation logic to support the same.
Signed-off-by: Prabhakar Kushwaha
Reviewed-by: York Sun -
IFC controller v1.1.0 requires internal SRAM initialize by reading
NAND flash. Higher controller versions have provided "SRAM init" bit in
NCFGR register space.update SRAM initialize logic to reflect the same.
Also print error message in case of Page read error.
Signed-off-by: Prabhakar Kushwaha
Reviewed-by: York Sun
23 Apr, 2014
1 commit
-
For fsl-lsch3 NOR flash boot, IFC CS0 needs to be binded with address
within 32-bit at fist. After u-boot relocates to DDR, CS0 can be binded
to higher address to support large space.Signed-off-by: York Sun
CC: Prabhakar Kushwaha
04 Feb, 2014
1 commit
-
IFC registers can be of type Little Endian or big Endian depending upon
Freescale SoC. Here SoC defines the register type of IFC IP.So update acessor functions with common IFC acessor functions to take care
both type of endianness.Signed-off-by: Prabhakar Kushwaha
Acked-by: York Sun
02 Dec, 2013
1 commit
26 Nov, 2013
1 commit
-
Freescale IFC controller has been used for mpc8xxx. It will be used
for ARM-based SoC as well. This patch moves the driver to driver/misc
and fix the header file includes.Signed-off-by: York Sun