Blame view
drivers/cpufreq/exynos4x12-cpufreq.c
6.67 KB
a35c50510
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 |
/* * Copyright (c) 2010-2012 Samsung Electronics Co., Ltd. * http://www.samsung.com * * EXYNOS4X12 - CPU frequency scaling support * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #include <linux/module.h> #include <linux/kernel.h> #include <linux/err.h> #include <linux/clk.h> #include <linux/io.h> #include <linux/slab.h> #include <linux/cpufreq.h> |
4c8d81934
|
19 20 |
#include <linux/of.h> #include <linux/of_address.h> |
a35c50510
|
21 |
|
c4aaa2957
|
22 |
#include "exynos-cpufreq.h" |
a35c50510
|
23 |
|
a35c50510
|
24 25 26 27 |
static struct clk *cpu_clk; static struct clk *moutcore; static struct clk *mout_mpll; static struct clk *mout_apll; |
4c8d81934
|
28 |
static struct exynos_dvfs_info *cpufreq; |
a35c50510
|
29 |
|
9d0554fff
|
30 31 32 |
static unsigned int exynos4x12_volt_table[] = { 1350000, 1287500, 1250000, 1187500, 1137500, 1087500, 1037500, 1000000, 987500, 975000, 950000, 925000, 900000, 900000 |
a35c50510
|
33 |
}; |
a35c50510
|
34 |
static struct cpufreq_frequency_table exynos4x12_freq_table[] = { |
7f4b04614
|
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 |
{CPUFREQ_BOOST_FREQ, L0, 1500 * 1000}, {0, L1, 1400 * 1000}, {0, L2, 1300 * 1000}, {0, L3, 1200 * 1000}, {0, L4, 1100 * 1000}, {0, L5, 1000 * 1000}, {0, L6, 900 * 1000}, {0, L7, 800 * 1000}, {0, L8, 700 * 1000}, {0, L9, 600 * 1000}, {0, L10, 500 * 1000}, {0, L11, 400 * 1000}, {0, L12, 300 * 1000}, {0, L13, 200 * 1000}, {0, 0, CPUFREQ_TABLE_END}, |
a35c50510
|
50 |
}; |
9d0554fff
|
51 |
static struct apll_freq *apll_freq_4x12; |
a35c50510
|
52 |
|
9d0554fff
|
53 |
static struct apll_freq apll_freq_4212[] = { |
a35c50510
|
54 |
/* |
9d0554fff
|
55 56 57 58 59 |
* values: * freq * clock divider for CORE, COREM0, COREM1, PERIPH, ATB, PCLK_DBG, APLL, CORE2 * clock divider for COPY, HPM, RESERVED * PLL M, P, S |
a35c50510
|
60 |
*/ |
9d0554fff
|
61 62 63 64 65 66 67 68 69 70 71 72 73 74 |
APLL_FREQ(1500, 0, 3, 7, 0, 6, 1, 2, 0, 6, 2, 0, 250, 4, 0), APLL_FREQ(1400, 0, 3, 7, 0, 6, 1, 2, 0, 6, 2, 0, 175, 3, 0), APLL_FREQ(1300, 0, 3, 7, 0, 5, 1, 2, 0, 5, 2, 0, 325, 6, 0), APLL_FREQ(1200, 0, 3, 7, 0, 5, 1, 2, 0, 5, 2, 0, 200, 4, 0), APLL_FREQ(1100, 0, 3, 6, 0, 4, 1, 2, 0, 4, 2, 0, 275, 6, 0), APLL_FREQ(1000, 0, 2, 5, 0, 4, 1, 1, 0, 4, 2, 0, 125, 3, 0), APLL_FREQ(900, 0, 2, 5, 0, 3, 1, 1, 0, 3, 2, 0, 150, 4, 0), APLL_FREQ(800, 0, 2, 5, 0, 3, 1, 1, 0, 3, 2, 0, 100, 3, 0), APLL_FREQ(700, 0, 2, 4, 0, 3, 1, 1, 0, 3, 2, 0, 175, 3, 1), APLL_FREQ(600, 0, 2, 4, 0, 3, 1, 1, 0, 3, 2, 0, 200, 4, 1), APLL_FREQ(500, 0, 2, 4, 0, 3, 1, 1, 0, 3, 2, 0, 125, 3, 1), APLL_FREQ(400, 0, 2, 4, 0, 3, 1, 1, 0, 3, 2, 0, 100, 3, 1), APLL_FREQ(300, 0, 2, 4, 0, 2, 1, 1, 0, 3, 2, 0, 200, 4, 2), APLL_FREQ(200, 0, 1, 3, 0, 1, 1, 1, 0, 3, 2, 0, 100, 3, 2), |
a35c50510
|
75 |
}; |
9d0554fff
|
76 |
static struct apll_freq apll_freq_4412[] = { |
a35c50510
|
77 |
/* |
9d0554fff
|
78 79 80 81 82 |
* values: * freq * clock divider for CORE, COREM0, COREM1, PERIPH, ATB, PCLK_DBG, APLL, CORE2 * clock divider for COPY, HPM, CORES * PLL M, P, S |
a35c50510
|
83 |
*/ |
9d0554fff
|
84 85 86 87 88 89 90 91 92 93 94 95 96 97 |
APLL_FREQ(1500, 0, 3, 7, 0, 6, 1, 2, 0, 6, 0, 7, 250, 4, 0), APLL_FREQ(1400, 0, 3, 7, 0, 6, 1, 2, 0, 6, 0, 6, 175, 3, 0), APLL_FREQ(1300, 0, 3, 7, 0, 5, 1, 2, 0, 5, 0, 6, 325, 6, 0), APLL_FREQ(1200, 0, 3, 7, 0, 5, 1, 2, 0, 5, 0, 5, 200, 4, 0), APLL_FREQ(1100, 0, 3, 6, 0, 4, 1, 2, 0, 4, 0, 5, 275, 6, 0), APLL_FREQ(1000, 0, 2, 5, 0, 4, 1, 1, 0, 4, 0, 4, 125, 3, 0), APLL_FREQ(900, 0, 2, 5, 0, 3, 1, 1, 0, 3, 0, 4, 150, 4, 0), APLL_FREQ(800, 0, 2, 5, 0, 3, 1, 1, 0, 3, 0, 3, 100, 3, 0), APLL_FREQ(700, 0, 2, 4, 0, 3, 1, 1, 0, 3, 0, 3, 175, 3, 1), APLL_FREQ(600, 0, 2, 4, 0, 3, 1, 1, 0, 3, 0, 2, 200, 4, 1), APLL_FREQ(500, 0, 2, 4, 0, 3, 1, 1, 0, 3, 0, 2, 125, 3, 1), APLL_FREQ(400, 0, 2, 4, 0, 3, 1, 1, 0, 3, 0, 1, 100, 3, 1), APLL_FREQ(300, 0, 2, 4, 0, 2, 1, 1, 0, 3, 0, 1, 200, 4, 2), APLL_FREQ(200, 0, 1, 3, 0, 1, 1, 1, 0, 3, 0, 0, 100, 3, 2), |
a35c50510
|
98 99 100 101 102 |
}; static void exynos4x12_set_clkdiv(unsigned int div_index) { unsigned int tmp; |
a35c50510
|
103 104 |
/* Change Divider - CPU0 */ |
9d0554fff
|
105 |
tmp = apll_freq_4x12[div_index].clk_div_cpu0; |
a35c50510
|
106 |
|
4c8d81934
|
107 |
__raw_writel(tmp, cpufreq->cmu_regs + EXYNOS4_CLKDIV_CPU); |
a35c50510
|
108 |
|
4c8d81934
|
109 110 |
while (__raw_readl(cpufreq->cmu_regs + EXYNOS4_CLKDIV_STATCPU) & 0x11111111) |
a35c50510
|
111 112 113 |
cpu_relax(); /* Change Divider - CPU1 */ |
9d0554fff
|
114 |
tmp = apll_freq_4x12[div_index].clk_div_cpu1; |
a35c50510
|
115 |
|
4c8d81934
|
116 |
__raw_writel(tmp, cpufreq->cmu_regs + EXYNOS4_CLKDIV_CPU1); |
a35c50510
|
117 |
|
be1f7c8d7
|
118 |
do { |
a35c50510
|
119 |
cpu_relax(); |
4c8d81934
|
120 |
tmp = __raw_readl(cpufreq->cmu_regs + EXYNOS4_CLKDIV_STATCPU1); |
be1f7c8d7
|
121 |
} while (tmp != 0x0); |
a35c50510
|
122 123 124 125 |
} static void exynos4x12_set_apll(unsigned int index) { |
cf4671559
|
126 |
unsigned int tmp, freq = apll_freq_4x12[index].freq; |
a35c50510
|
127 |
|
cf4671559
|
128 |
/* MUX_CORE_SEL = MPLL, ARMCLK uses MPLL for lock time */ |
a35c50510
|
129 130 131 132 |
clk_set_parent(moutcore, mout_mpll); do { cpu_relax(); |
4c8d81934
|
133 |
tmp = (__raw_readl(cpufreq->cmu_regs + EXYNOS4_CLKMUX_STATCPU) |
a35c50510
|
134 135 136 |
>> EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT); tmp &= 0x7; } while (tmp != 0x2); |
cf4671559
|
137 |
clk_set_rate(mout_apll, freq * 1000); |
a35c50510
|
138 |
|
cf4671559
|
139 |
/* MUX_CORE_SEL = APLL */ |
a35c50510
|
140 141 142 143 |
clk_set_parent(moutcore, mout_apll); do { cpu_relax(); |
4c8d81934
|
144 |
tmp = __raw_readl(cpufreq->cmu_regs + EXYNOS4_CLKMUX_STATCPU); |
a35c50510
|
145 146 147 |
tmp &= EXYNOS4_CLKMUX_STATCPU_MUXCORE_MASK; } while (tmp != (0x1 << EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT)); } |
a35c50510
|
148 149 150 |
static void exynos4x12_set_frequency(unsigned int old_index, unsigned int new_index) { |
a35c50510
|
151 |
if (old_index > new_index) { |
cf4671559
|
152 153 |
exynos4x12_set_clkdiv(new_index); exynos4x12_set_apll(new_index); |
a35c50510
|
154 |
} else if (old_index < new_index) { |
cf4671559
|
155 156 |
exynos4x12_set_apll(new_index); exynos4x12_set_clkdiv(new_index); |
a35c50510
|
157 158 |
} } |
a35c50510
|
159 160 |
int exynos4x12_cpufreq_init(struct exynos_dvfs_info *info) { |
4c8d81934
|
161 |
struct device_node *np; |
a35c50510
|
162 |
unsigned long rate; |
4c8d81934
|
163 164 165 166 167 168 |
/* * HACK: This is a temporary workaround to get access to clock * controller registers directly and remove static mappings and * dependencies on platform headers. It is necessary to enable * Exynos multi-platform support and will be removed together with * this whole driver as soon as Exynos gets migrated to use |
bbcf07196
|
169 |
* cpufreq-dt driver. |
4c8d81934
|
170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 |
*/ np = of_find_compatible_node(NULL, NULL, "samsung,exynos4412-clock"); if (!np) { pr_err("%s: failed to find clock controller DT node ", __func__); return -ENODEV; } info->cmu_regs = of_iomap(np, 0); if (!info->cmu_regs) { pr_err("%s: failed to map CMU registers ", __func__); return -EFAULT; } |
a35c50510
|
185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 |
cpu_clk = clk_get(NULL, "armclk"); if (IS_ERR(cpu_clk)) return PTR_ERR(cpu_clk); moutcore = clk_get(NULL, "moutcore"); if (IS_ERR(moutcore)) goto err_moutcore; mout_mpll = clk_get(NULL, "mout_mpll"); if (IS_ERR(mout_mpll)) goto err_mout_mpll; rate = clk_get_rate(mout_mpll) / 1000; mout_apll = clk_get(NULL, "mout_apll"); if (IS_ERR(mout_apll)) goto err_mout_apll; |
be1f7c8d7
|
202 |
if (info->type == EXYNOS_SOC_4212) |
9d0554fff
|
203 204 205 |
apll_freq_4x12 = apll_freq_4212; else apll_freq_4x12 = apll_freq_4412; |
a35c50510
|
206 207 |
info->mpll_freq_khz = rate; |
9d0554fff
|
208 |
/* 800Mhz */ |
a35c50510
|
209 |
info->pll_safe_idx = L7; |
a35c50510
|
210 211 212 213 |
info->cpu_clk = cpu_clk; info->volt_table = exynos4x12_volt_table; info->freq_table = exynos4x12_freq_table; info->set_freq = exynos4x12_set_frequency; |
a35c50510
|
214 |
|
4c8d81934
|
215 |
cpufreq = info; |
a35c50510
|
216 217 218 219 220 221 222 223 224 225 226 227 228 |
return 0; err_mout_apll: clk_put(mout_mpll); err_mout_mpll: clk_put(moutcore); err_moutcore: clk_put(cpu_clk); pr_debug("%s: failed initialization ", __func__); return -EINVAL; } |