Blame view
drivers/eisa/pci_eisa.c
2.37 KB
1da177e4c
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 |
/* * Minimalist driver for a generic PCI-to-EISA bridge. * * (C) 2003 Marc Zyngier <maz@wild-wind.fr.eu.org> * * This code is released under the GPL version 2. * * Ivan Kokshaysky <ink@jurassic.park.msu.ru> : * Generalisation from i82375 to PCI_CLASS_BRIDGE_EISA. */ #include <linux/kernel.h> #include <linux/device.h> #include <linux/eisa.h> #include <linux/pci.h> #include <linux/module.h> #include <linux/init.h> /* There is only *one* pci_eisa device per machine, right ? */ static struct eisa_root_device pci_eisa_root; |
c5fb301ae
|
21 |
static int __init pci_eisa_init(struct pci_dev *pdev) |
1da177e4c
|
22 |
{ |
2cfda637e
|
23 24 |
int rc, i; struct resource *res, *bus_res = NULL; |
1da177e4c
|
25 26 |
if ((rc = pci_enable_device (pdev))) { |
4cf9f24db
|
27 28 |
dev_err(&pdev->dev, "Could not enable device "); |
1da177e4c
|
29 30 |
return rc; } |
2cfda637e
|
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 |
/* * The Intel 82375 PCI-EISA bridge is a subtractive-decode PCI * device, so the resources available on EISA are the same as those * available on the 82375 bus. This works the same as a PCI-PCI * bridge in subtractive-decode mode (see pci_read_bridge_bases()). * We assume other PCI-EISA bridges are similar. * * eisa_root_register() can only deal with a single io port resource, * so we use the first valid io port resource. */ pci_bus_for_each_resource(pdev->bus, res, i) if (res && (res->flags & IORESOURCE_IO)) { bus_res = res; break; } if (!bus_res) { dev_err(&pdev->dev, "No resources available "); return -1; } |
1da177e4c
|
52 |
pci_eisa_root.dev = &pdev->dev; |
2cfda637e
|
53 54 |
pci_eisa_root.res = bus_res; pci_eisa_root.bus_base_addr = bus_res->start; |
1da177e4c
|
55 56 |
pci_eisa_root.slots = EISA_MAX_SLOTS; pci_eisa_root.dma_mask = pdev->dma_mask; |
4b9d0d3b8
|
57 |
dev_set_drvdata(pci_eisa_root.dev, &pci_eisa_root); |
1da177e4c
|
58 59 |
if (eisa_root_register (&pci_eisa_root)) { |
4cf9f24db
|
60 61 |
dev_err(&pdev->dev, "Could not register EISA root "); |
1da177e4c
|
62 63 64 65 66 |
return -1; } return 0; } |
c5fb301ae
|
67 68 69 70 71 72 73 74 75 76 77 78 |
/* * We have to call pci_eisa_init_early() before pnpacpi_init()/isapnp_init(). * Otherwise pnp resource will get enabled early and could prevent eisa * to be initialized. * Also need to make sure pci_eisa_init_early() is called after * x86/pci_subsys_init(). * So need to use subsys_initcall_sync with it. */ static int __init pci_eisa_init_early(void) { struct pci_dev *dev = NULL; int ret; |
1da177e4c
|
79 |
|
c5fb301ae
|
80 81 82 83 84 85 |
for_each_pci_dev(dev) if ((dev->class >> 8) == PCI_CLASS_BRIDGE_EISA) { ret = pci_eisa_init(dev); if (ret) return ret; } |
1da177e4c
|
86 |
|
c5fb301ae
|
87 |
return 0; |
1da177e4c
|
88 |
} |
c5fb301ae
|
89 |
subsys_initcall_sync(pci_eisa_init_early); |