Blame view

drivers/gpu/drm/msm/mdp/mdp5/mdp5_irq.c 2.92 KB
06c0dd96b   Rob Clark   drm/msm: add mdp5...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
  /*
   * Copyright (C) 2013 Red Hat
   * Author: Rob Clark <robdclark@gmail.com>
   *
   * This program is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 as published by
   * the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful, but WITHOUT
   * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   * more details.
   *
   * You should have received a copy of the GNU General Public License along with
   * this program.  If not, see <http://www.gnu.org/licenses/>.
   */
  
  
  #include "msm_drv.h"
  #include "mdp5_kms.h"
  
  void mdp5_set_irqmask(struct mdp_kms *mdp_kms, uint32_t irqmask)
  {
  	mdp5_write(to_mdp5_kms(mdp_kms), REG_MDP5_INTR_EN, irqmask);
  }
  
  static void mdp5_irq_error_handler(struct mdp_irq *irq, uint32_t irqstatus)
  {
  	DRM_ERROR("errors: %08x
  ", irqstatus);
  }
  
  void mdp5_irq_preinstall(struct msm_kms *kms)
  {
  	struct mdp5_kms *mdp5_kms = to_mdp5_kms(to_mdp_kms(kms));
  	mdp5_write(mdp5_kms, REG_MDP5_INTR_CLEAR, 0xffffffff);
  }
  
  int mdp5_irq_postinstall(struct msm_kms *kms)
  {
  	struct mdp_kms *mdp_kms = to_mdp_kms(kms);
  	struct mdp5_kms *mdp5_kms = to_mdp5_kms(mdp_kms);
  	struct mdp_irq *error_handler = &mdp5_kms->error_handler;
  
  	error_handler->irq = mdp5_irq_error_handler;
  	error_handler->irqmask = MDP5_IRQ_INTF0_UNDER_RUN |
  			MDP5_IRQ_INTF1_UNDER_RUN |
  			MDP5_IRQ_INTF2_UNDER_RUN |
  			MDP5_IRQ_INTF3_UNDER_RUN;
  
  	mdp_irq_register(mdp_kms, error_handler);
  
  	return 0;
  }
  
  void mdp5_irq_uninstall(struct msm_kms *kms)
  {
  	struct mdp5_kms *mdp5_kms = to_mdp5_kms(to_mdp_kms(kms));
  	mdp5_write(mdp5_kms, REG_MDP5_INTR_EN, 0x00000000);
  }
  
  static void mdp5_irq_mdp(struct mdp_kms *mdp_kms)
  {
  	struct mdp5_kms *mdp5_kms = to_mdp5_kms(mdp_kms);
  	struct drm_device *dev = mdp5_kms->dev;
  	struct msm_drm_private *priv = dev->dev_private;
  	unsigned int id;
  	uint32_t status;
  
  	status = mdp5_read(mdp5_kms, REG_MDP5_INTR_STATUS);
  	mdp5_write(mdp5_kms, REG_MDP5_INTR_CLEAR, status);
  
  	VERB("status=%08x", status);
7d8d9f670   Rob Clark   drm/msm/mdp4: cur...
74
  	mdp_dispatch_irqs(mdp_kms, status);
06c0dd96b   Rob Clark   drm/msm: add mdp5...
75
76
77
  	for (id = 0; id < priv->num_crtcs; id++)
  		if (status & mdp5_crtc_vblank(priv->crtcs[id]))
  			drm_handle_vblank(dev, id);
06c0dd96b   Rob Clark   drm/msm: add mdp5...
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
  }
  
  irqreturn_t mdp5_irq(struct msm_kms *kms)
  {
  	struct mdp_kms *mdp_kms = to_mdp_kms(kms);
  	struct mdp5_kms *mdp5_kms = to_mdp5_kms(mdp_kms);
  	uint32_t intr;
  
  	intr = mdp5_read(mdp5_kms, REG_MDP5_HW_INTR_STATUS);
  
  	VERB("intr=%08x", intr);
  
  	if (intr & MDP5_HW_INTR_STATUS_INTR_MDP)
  		mdp5_irq_mdp(mdp_kms);
  
  	if (intr & MDP5_HW_INTR_STATUS_INTR_HDMI)
  		hdmi_irq(0, mdp5_kms->hdmi);
  
  	return IRQ_HANDLED;
  }
  
  int mdp5_enable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  {
  	mdp_update_vblank_mask(to_mdp_kms(kms),
  			mdp5_crtc_vblank(crtc), true);
  	return 0;
  }
  
  void mdp5_disable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  {
  	mdp_update_vblank_mask(to_mdp_kms(kms),
  			mdp5_crtc_vblank(crtc), false);
  }