Commit 592578a1dd1be0c940e36f769acdd3cc6651a7a1
Committed by
Greg Ungerer
1 parent
ccc5ff94c6
Exists in
master
and in
7 other branches
m68knommu: Fixed GPIO pin initialization for CONFIG_M5271 FEC.
This processor only have one FEC and its MDIO pins are located at a different offset than the code used for the current CONFIG_M527x. Tesed on M5271EVB eval platform. Without this patch the FEC driver will report no PHY attached if the bootloader does not pre-initialize the PAR_FECI2C GPIO register. Signed-off-by: Richard Retanubun <RichardRetanubun@RuggedCom.com> Signed-off-by: Greg Ungerer <gerg@uclinux.org>
Showing 1 changed file with 5 additions and 0 deletions Side-by-side Diff
arch/m68knommu/platform/527x/config.c
| ... | ... | @@ -189,10 +189,15 @@ |
| 189 | 189 | m527x_fec_irq_init(0); |
| 190 | 190 | |
| 191 | 191 | /* Set multi-function pins to ethernet mode for fec0 */ |
| 192 | +#if defined(CONFIG_M5271) | |
| 193 | + v = readb(MCF_IPSBAR + 0x100047); | |
| 194 | + writeb(v | 0xf0, MCF_IPSBAR + 0x100047); | |
| 195 | +#else | |
| 192 | 196 | par = readw(MCF_IPSBAR + 0x100082); |
| 193 | 197 | writew(par | 0xf00, MCF_IPSBAR + 0x100082); |
| 194 | 198 | v = readb(MCF_IPSBAR + 0x100078); |
| 195 | 199 | writeb(v | 0xc0, MCF_IPSBAR + 0x100078); |
| 200 | +#endif | |
| 196 | 201 | |
| 197 | 202 | #ifdef CONFIG_FEC2 |
| 198 | 203 | m527x_fec_irq_init(1); |