08 Aug, 2013
1 commit
-
The current code use no locking at all, which is obviously not that
great and can lead to concurrency issues, especially with the newer SMP
SoCs from Allwinner.Add some locking where it's needed.
Signed-off-by: Maxime Ripard
Signed-off-by: Linus Walleij
16 Jun, 2013
1 commit
-
The port controller IP found in the Allwinner A10 and A13 can use few of
the pins it manage as an interrupt source, called external interrupts in
the datasheet.The number of these external interrupts are SoCs specific, but the
current upper limit is 32. In order to work, the external interrupts'
pins have to be muxed to a specific function to generate an interrupt.This patch adds the irqchip and the needed logic to use the PIO
controller as an interrupt controller.Signed-off-by: Maxime Ripard
Signed-off-by: Linus Walleij
01 Feb, 2013
1 commit
-
Since the Allwinner SoCs variants don't have the same set of pins to
handle, we need to declare the pin ranges available.Signed-off-by: Maxime Ripard
Signed-off-by: Linus Walleij
30 Jan, 2013
1 commit
-
The IP responsible for the muxing on the Allwinner SoCs are also
handling the GPIOs on the system. This patch adds the needed driver that
relies on the pinctrl driver for most of its operations.The number of pins available for GPIOs operations are already declared
in the pinctrl driver, we only need to probe a generic driver to handle
the banks available for each SoC.This driver has been tested on a A13-Olinuxino.
Signed-off-by: Maxime Ripard
Signed-off-by: Linus Walleij
22 Jan, 2013
1 commit
-
The Allwinner SoCs have an IP module that handle both the muxing and the
GPIOs.This IP has 8 banks of 32 bits, with a number of pins actually useful
for each of these banks varying from one to another, and depending on
the SoC used on the board.This driver only implements the pinctrl part, the gpio part will come
eventually.Acked-by: Arnd Bergmann
Acked-by: Olof Johansson
Signed-off-by: Maxime Ripard
Signed-off-by: Linus Walleij