am33xx.h
2.41 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
/*
* This file contains the address info for various AM33XX modules.
*
* Copyright (C) 2011 Texas Instruments, Inc. - http://www.ti.com/
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation version 2.
*
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
* kind, whether express or implied; without even the implied warranty
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __ASM_ARCH_AM33XX_H
#define __ASM_ARCH_AM33XX_H
#define L4_SLOW_AM33XX_BASE 0x48000000
#define AM33XX_SCM_BASE 0x44E10000
#define AM33XX_CTRL_BASE AM33XX_SCM_BASE
#define AM33XX_PRCM_BASE 0x44E00000
#define AM33XX_EMIF0_BASE 0x4C000000
#define AM33XX_GPIO0_BASE 0x44E07000
#define AM33XX_GPIO1_BASE 0x4804C000
#define AM33XX_GPIO2_BASE 0x481AC000
#define AM33XX_GPIO3_BASE 0x481AE000
#define AM33XX_TIMER0_BASE 0x44E05000
#define AM33XX_TIMER1_BASE 0x44E31000
#define AM33XX_TIMER2_BASE 0x48040000
#define AM33XX_TIMER3_BASE 0x48042000
#define AM33XX_TIMER4_BASE 0x48044000
#define AM33XX_TIMER5_BASE 0x48046000
#define AM33XX_TIMER6_BASE 0x48048000
#define AM33XX_TIMER7_BASE 0x4804A000
#define AM33XX_WDT1_BASE 0x44E35000
#define AM33XX_TSC_BASE 0x44E0D000
#define AM33XX_RTC_BASE 0x44E3E000
#define AM33XX_D_CAN0_BASE 0x481CC000
#define AM33XX_D_CAN1_BASE 0x481D0000
#define AM33XX_ASP0_BASE 0x48038000
#define AM33XX_ASP1_BASE 0x4803C000
#define AM33XX_MMC0_BASE 0x48060100
#define AM33XX_MMC1_BASE 0x481D8100
#define AM33XX_MMC2_BASE 0x47810100
#define AM33XX_I2C0_BASE 0x44E0B000
#define AM33XX_I2C1_BASE 0x4802A000
#define AM33XX_I2C2_BASE 0x4819C000
#define AM33XX_SPI0_BASE 0x48030000
#define AM33XX_SPI1_BASE 0x481A0000
#define AM33XX_DCAN0_BASE 0x481CC000
#define AM33XX_DCAN1_BASE 0x481D0000
#define AM33XX_USBSS_BASE 0x47400000
#define AM33XX_USB0_BASE 0x47401000
#define AM33XX_USB1_BASE 0x47401800
#define AM33XX_ASP0_BASE 0x48038000
#define AM33XX_ASP1_BASE 0x4803C000
#define AM33XX_MMC0_BASE 0x48060100
#define AM33XX_MMC1_BASE 0x481D8100
#define AM33XX_MMC2_BASE 0x47810100
#define AM33XX_CPSW_BASE 0x4A100000
#define AM33XX_CPSW_MDIO_BASE 0x4A101000
#define AM33XX_CPSW_SS_BASE 0x4A101200
#define AM33XX_ICSS_BASE 0x4A300000
#define AM33XX_ICSS_LEN 0x3FFFF
#define AM33XX_ELM_BASE 0x48080000
#endif /* __ASM_ARCH_AM33XX_H */