Eric Lee / linux-smarc-t335x-v3.2

Download as
Browse Code ยป

Commit 99fb0d852af3967d96032b49582b2aa40b6c6704

Authored by Patil, Rachna
1 parent 21a18db4e5
Exists in master

arm:omap:am33xx: Fix incorrect KeyPad GPIO pinmux 

Signed-off-by: Patil, Rachna <rachna@ti.com>

Showing 1 changed file with 1 additions and 1 deletions Inline Diff

arch/arm/mach-omap2/board-am335xevm.c
Diff comments   View file @ 99fb0d8
1 /* 1 /*
2 * Code for AM335X EVM. 2 * Code for AM335X EVM.
3 * 3 *
4 * Copyright (C) 2011 Texas Instruments, Inc. - http://www.ti.com/ 4 * Copyright (C) 2011 Texas Instruments, Inc. - http://www.ti.com/
5 * 5 *
6 * This program is free software; you can redistribute it and/or 6 * This program is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU General Public License as 7 * modify it under the terms of the GNU General Public License as
8 * published by the Free Software Foundation version 2. 8 * published by the Free Software Foundation version 2.
9 * 9 *
10 * This program is distributed "as is" WITHOUT ANY WARRANTY of any 10 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
11 * kind, whether express or implied; without even the implied warranty 11 * kind, whether express or implied; without even the implied warranty
12 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 12 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details. 13 * GNU General Public License for more details.
14 */ 14 */
15 #include <linux/kernel.h> 15 #include <linux/kernel.h>
16 #include <linux/init.h> 16 #include <linux/init.h>
17 #include <linux/i2c.h> 17 #include <linux/i2c.h>
18 #include <linux/i2c/at24.h> 18 #include <linux/i2c/at24.h>
19 #include <linux/phy.h> 19 #include <linux/phy.h>
20 #include <linux/gpio.h> 20 #include <linux/gpio.h>
21 #include <linux/spi/spi.h> 21 #include <linux/spi/spi.h>
22 #include <linux/spi/flash.h> 22 #include <linux/spi/flash.h>
23 #include <linux/input.h> 23 #include <linux/input.h>
24 #include <linux/gpio_keys.h> 24 #include <linux/gpio_keys.h>
25 #include <linux/input/matrix_keypad.h> 25 #include <linux/input/matrix_keypad.h>
26 #include <linux/mtd/mtd.h> 26 #include <linux/mtd/mtd.h>
27 #include <linux/mtd/nand.h> 27 #include <linux/mtd/nand.h>
28 #include <linux/mtd/partitions.h> 28 #include <linux/mtd/partitions.h>
29 #include <linux/platform_device.h> 29 #include <linux/platform_device.h>
30 #include <linux/clk.h> 30 #include <linux/clk.h>
31 #include <linux/err.h> 31 #include <linux/err.h>
32 #include <linux/wl12xx.h> 32 #include <linux/wl12xx.h>
33 #include <linux/ethtool.h> 33 #include <linux/ethtool.h>
34 #include <linux/mfd/tps65910.h> 34 #include <linux/mfd/tps65910.h>
35 35
36 /* LCD controller is similar to DA850 */ 36 /* LCD controller is similar to DA850 */
37 #include <video/da8xx-fb.h> 37 #include <video/da8xx-fb.h>
38 38
39 #include <mach/hardware.h> 39 #include <mach/hardware.h>
40 #include <mach/board-am335xevm.h> 40 #include <mach/board-am335xevm.h>
41 41
42 #include <asm/mach-types.h> 42 #include <asm/mach-types.h>
43 #include <asm/mach/arch.h> 43 #include <asm/mach/arch.h>
44 #include <asm/mach/map.h> 44 #include <asm/mach/map.h>
45 #include <asm/hardware/asp.h> 45 #include <asm/hardware/asp.h>
46 46
47 #include <plat/irqs.h> 47 #include <plat/irqs.h>
48 #include <plat/board.h> 48 #include <plat/board.h>
49 #include <plat/common.h> 49 #include <plat/common.h>
50 #include <plat/lcdc.h> 50 #include <plat/lcdc.h>
51 #include <plat/usb.h> 51 #include <plat/usb.h>
52 #include <plat/mmc.h> 52 #include <plat/mmc.h>
53 53
54 #include "board-flash.h" 54 #include "board-flash.h"
55 #include "cpuidle33xx.h" 55 #include "cpuidle33xx.h"
56 #include "mux.h" 56 #include "mux.h"
57 #include "devices.h" 57 #include "devices.h"
58 #include "hsmmc.h" 58 #include "hsmmc.h"
59 59
60 /* TLK PHY IDs */ 60 /* TLK PHY IDs */
61 #define TLK110_PHY_ID 0x2000A201 61 #define TLK110_PHY_ID 0x2000A201
62 #define TLK110_PHY_MASK 0xfffffff0 62 #define TLK110_PHY_MASK 0xfffffff0
63 63
64 /* BBB PHY IDs */ 64 /* BBB PHY IDs */
65 #define BBB_PHY_ID 0x7c0f1 65 #define BBB_PHY_ID 0x7c0f1
66 #define BBB_PHY_MASK 0xfffffffe 66 #define BBB_PHY_MASK 0xfffffffe
67 67
68 /* TLK110 PHY register offsets */ 68 /* TLK110 PHY register offsets */
69 #define TLK110_COARSEGAIN_REG 0x00A3 69 #define TLK110_COARSEGAIN_REG 0x00A3
70 #define TLK110_LPFHPF_REG 0x00AC 70 #define TLK110_LPFHPF_REG 0x00AC
71 #define TLK110_SPAREANALOG_REG 0x00B9 71 #define TLK110_SPAREANALOG_REG 0x00B9
72 #define TLK110_VRCR_REG 0x00D0 72 #define TLK110_VRCR_REG 0x00D0
73 #define TLK110_SETFFE_REG 0x0107 73 #define TLK110_SETFFE_REG 0x0107
74 #define TLK110_FTSP_REG 0x0154 74 #define TLK110_FTSP_REG 0x0154
75 #define TLK110_ALFATPIDL_REG 0x002A 75 #define TLK110_ALFATPIDL_REG 0x002A
76 #define TLK110_PSCOEF21_REG 0x0096 76 #define TLK110_PSCOEF21_REG 0x0096
77 #define TLK110_PSCOEF3_REG 0x0097 77 #define TLK110_PSCOEF3_REG 0x0097
78 #define TLK110_ALFAFACTOR1_REG 0x002C 78 #define TLK110_ALFAFACTOR1_REG 0x002C
79 #define TLK110_ALFAFACTOR2_REG 0x0023 79 #define TLK110_ALFAFACTOR2_REG 0x0023
80 #define TLK110_CFGPS_REG 0x0095 80 #define TLK110_CFGPS_REG 0x0095
81 #define TLK110_FTSPTXGAIN_REG 0x0150 81 #define TLK110_FTSPTXGAIN_REG 0x0150
82 #define TLK110_SWSCR3_REG 0x000B 82 #define TLK110_SWSCR3_REG 0x000B
83 #define TLK110_SCFALLBACK_REG 0x0040 83 #define TLK110_SCFALLBACK_REG 0x0040
84 #define TLK110_PHYRCR_REG 0x001F 84 #define TLK110_PHYRCR_REG 0x001F
85 85
86 /* TLK110 register writes values */ 86 /* TLK110 register writes values */
87 #define TLK110_COARSEGAIN_VAL 0x0000 87 #define TLK110_COARSEGAIN_VAL 0x0000
88 #define TLK110_LPFHPF_VAL 0x8000 88 #define TLK110_LPFHPF_VAL 0x8000
89 #define TLK110_SPANALOG_VAL 0x0000 89 #define TLK110_SPANALOG_VAL 0x0000
90 #define TLK110_VRCR_VAL 0x0008 90 #define TLK110_VRCR_VAL 0x0008
91 #define TLK110_SETFFE_VAL 0x0605 91 #define TLK110_SETFFE_VAL 0x0605
92 #define TLK110_FTSP_VAL 0x0255 92 #define TLK110_FTSP_VAL 0x0255
93 #define TLK110_ALFATPIDL_VAL 0x7998 93 #define TLK110_ALFATPIDL_VAL 0x7998
94 #define TLK110_PSCOEF21_VAL 0x3A20 94 #define TLK110_PSCOEF21_VAL 0x3A20
95 #define TLK110_PSCOEF3_VAL 0x003F 95 #define TLK110_PSCOEF3_VAL 0x003F
96 #define TLK110_ALFACTOR1_VAL 0xFF80 96 #define TLK110_ALFACTOR1_VAL 0xFF80
97 #define TLK110_ALFACTOR2_VAL 0x021C 97 #define TLK110_ALFACTOR2_VAL 0x021C
98 #define TLK110_CFGPS_VAL 0x0000 98 #define TLK110_CFGPS_VAL 0x0000
99 #define TLK110_FTSPTXGAIN_VAL 0x6A88 99 #define TLK110_FTSPTXGAIN_VAL 0x6A88
100 #define TLK110_SWSCR3_VAL 0x0000 100 #define TLK110_SWSCR3_VAL 0x0000
101 #define TLK110_SCFALLBACK_VAL 0xC11D 101 #define TLK110_SCFALLBACK_VAL 0xC11D
102 #define TLK110_PHYRCR_VAL 0x4000 102 #define TLK110_PHYRCR_VAL 0x4000
103 103
104 #ifdef CONFIG_TLK110_WORKAROUND 104 #ifdef CONFIG_TLK110_WORKAROUND
105 #define am335x_tlk110_phy_init()\ 105 #define am335x_tlk110_phy_init()\
106 do { \ 106 do { \
107 phy_register_fixup_for_uid(TLK110_PHY_ID,\ 107 phy_register_fixup_for_uid(TLK110_PHY_ID,\
108 TLK110_PHY_MASK,\ 108 TLK110_PHY_MASK,\
109 am335x_tlk110_phy_fixup);\ 109 am335x_tlk110_phy_fixup);\
110 } while (0); 110 } while (0);
111 #else 111 #else
112 #define am335x_tlk110_phy_init() do { } while (0); 112 #define am335x_tlk110_phy_init() do { } while (0);
113 #endif 113 #endif
114 114
115 /* Convert GPIO signal to GPIO pin number */ 115 /* Convert GPIO signal to GPIO pin number */
116 #define GPIO_TO_PIN(bank, gpio) (32 * (bank) + (gpio)) 116 #define GPIO_TO_PIN(bank, gpio) (32 * (bank) + (gpio))
117 117
118 static const struct display_panel disp_panel = { 118 static const struct display_panel disp_panel = {
119 WVGA, 119 WVGA,
120 32, 120 32,
121 32, 121 32,
122 COLOR_ACTIVE, 122 COLOR_ACTIVE,
123 }; 123 };
124 124
125 static struct lcd_ctrl_config lcd_cfg = { 125 static struct lcd_ctrl_config lcd_cfg = {
126 &disp_panel, 126 &disp_panel,
127 .ac_bias = 255, 127 .ac_bias = 255,
128 .ac_bias_intrpt = 0, 128 .ac_bias_intrpt = 0,
129 .dma_burst_sz = 16, 129 .dma_burst_sz = 16,
130 .bpp = 32, 130 .bpp = 32,
131 .fdd = 0x80, 131 .fdd = 0x80,
132 .tft_alt_mode = 0, 132 .tft_alt_mode = 0,
133 .stn_565_mode = 0, 133 .stn_565_mode = 0,
134 .mono_8bit_mode = 0, 134 .mono_8bit_mode = 0,
135 .invert_line_clock = 1, 135 .invert_line_clock = 1,
136 .invert_frm_clock = 1, 136 .invert_frm_clock = 1,
137 .sync_edge = 0, 137 .sync_edge = 0,
138 .sync_ctrl = 1, 138 .sync_ctrl = 1,
139 .raster_order = 0, 139 .raster_order = 0,
140 }; 140 };
141 141
142 struct da8xx_lcdc_platform_data TFC_S9700RTWV35TR_01B_pdata = { 142 struct da8xx_lcdc_platform_data TFC_S9700RTWV35TR_01B_pdata = {
143 .manu_name = "ThreeFive", 143 .manu_name = "ThreeFive",
144 .controller_data = &lcd_cfg, 144 .controller_data = &lcd_cfg,
145 .type = "TFC_S9700RTWV35TR_01B", 145 .type = "TFC_S9700RTWV35TR_01B",
146 }; 146 };
147 147
148 /* TSc controller */ 148 /* TSc controller */
149 #include <linux/input/ti_tscadc.h> 149 #include <linux/input/ti_tscadc.h>
150 #include <linux/lis3lv02d.h> 150 #include <linux/lis3lv02d.h>
151 151
152 static struct resource tsc_resources[] = { 152 static struct resource tsc_resources[] = {
153 [0] = { 153 [0] = {
154 .start = AM33XX_TSC_BASE, 154 .start = AM33XX_TSC_BASE,
155 .end = AM33XX_TSC_BASE + SZ_8K - 1, 155 .end = AM33XX_TSC_BASE + SZ_8K - 1,
156 .flags = IORESOURCE_MEM, 156 .flags = IORESOURCE_MEM,
157 }, 157 },
158 [1] = { 158 [1] = {
159 .start = AM33XX_IRQ_ADC_GEN, 159 .start = AM33XX_IRQ_ADC_GEN,
160 .end = AM33XX_IRQ_ADC_GEN, 160 .end = AM33XX_IRQ_ADC_GEN,
161 .flags = IORESOURCE_IRQ, 161 .flags = IORESOURCE_IRQ,
162 }, 162 },
163 }; 163 };
164 164
165 static struct tsc_data am335x_touchscreen_data = { 165 static struct tsc_data am335x_touchscreen_data = {
166 .wires = 4, 166 .wires = 4,
167 .x_plate_resistance = 200, 167 .x_plate_resistance = 200,
168 }; 168 };
169 169
170 static struct platform_device tsc_device = { 170 static struct platform_device tsc_device = {
171 .name = "tsc", 171 .name = "tsc",
172 .id = -1, 172 .id = -1,
173 .dev = { 173 .dev = {
174 .platform_data = &am335x_touchscreen_data, 174 .platform_data = &am335x_touchscreen_data,
175 }, 175 },
176 .num_resources = ARRAY_SIZE(tsc_resources), 176 .num_resources = ARRAY_SIZE(tsc_resources),
177 .resource = tsc_resources, 177 .resource = tsc_resources,
178 }; 178 };
179 179
180 static u8 am335x_iis_serializer_direction1[] = { 180 static u8 am335x_iis_serializer_direction1[] = {
181 INACTIVE_MODE, INACTIVE_MODE, TX_MODE, RX_MODE, 181 INACTIVE_MODE, INACTIVE_MODE, TX_MODE, RX_MODE,
182 INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, 182 INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE,
183 INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, 183 INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE,
184 INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, 184 INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE, INACTIVE_MODE,
185 }; 185 };
186 186
187 static struct snd_platform_data am335x_evm_snd_data1 = { 187 static struct snd_platform_data am335x_evm_snd_data1 = {
188 .tx_dma_offset = 0x46400000, /* McASP1 */ 188 .tx_dma_offset = 0x46400000, /* McASP1 */
189 .rx_dma_offset = 0x46400000, 189 .rx_dma_offset = 0x46400000,
190 .op_mode = DAVINCI_MCASP_IIS_MODE, 190 .op_mode = DAVINCI_MCASP_IIS_MODE,
191 .num_serializer = ARRAY_SIZE(am335x_iis_serializer_direction1), 191 .num_serializer = ARRAY_SIZE(am335x_iis_serializer_direction1),
192 .tdm_slots = 2, 192 .tdm_slots = 2,
193 .serial_dir = am335x_iis_serializer_direction1, 193 .serial_dir = am335x_iis_serializer_direction1,
194 .asp_chan_q = EVENTQ_2, 194 .asp_chan_q = EVENTQ_2,
195 .version = MCASP_VERSION_3, 195 .version = MCASP_VERSION_3,
196 .txnumevt = 1, 196 .txnumevt = 1,
197 .rxnumevt = 1, 197 .rxnumevt = 1,
198 }; 198 };
199 199
200 static struct omap2_hsmmc_info am335x_mmc[] __initdata = { 200 static struct omap2_hsmmc_info am335x_mmc[] __initdata = {
201 { 201 {
202 .mmc = 1, 202 .mmc = 1,
203 .caps = MMC_CAP_4_BIT_DATA, 203 .caps = MMC_CAP_4_BIT_DATA,
204 .gpio_cd = GPIO_TO_PIN(0, 6), 204 .gpio_cd = GPIO_TO_PIN(0, 6),
205 .gpio_wp = GPIO_TO_PIN(3, 18), 205 .gpio_wp = GPIO_TO_PIN(3, 18),
206 .ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34, /* 3V3 */ 206 .ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34, /* 3V3 */
207 }, 207 },
208 { 208 {
209 .mmc = 0, /* will be set at runtime */ 209 .mmc = 0, /* will be set at runtime */
210 }, 210 },
211 { 211 {
212 .mmc = 0, /* will be set at runtime */ 212 .mmc = 0, /* will be set at runtime */
213 }, 213 },
214 {} /* Terminator */ 214 {} /* Terminator */
215 }; 215 };
216 216
217 217
218 #ifdef CONFIG_OMAP_MUX 218 #ifdef CONFIG_OMAP_MUX
219 static struct omap_board_mux board_mux[] __initdata = { 219 static struct omap_board_mux board_mux[] __initdata = {
220 AM33XX_MUX(I2C0_SDA, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW | 220 AM33XX_MUX(I2C0_SDA, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW |
221 AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT), 221 AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT),
222 AM33XX_MUX(I2C0_SCL, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW | 222 AM33XX_MUX(I2C0_SCL, OMAP_MUX_MODE0 | AM33XX_SLEWCTRL_SLOW |
223 AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT), 223 AM33XX_INPUT_EN | AM33XX_PIN_OUTPUT),
224 { .reg_offset = OMAP_MUX_TERMINATOR }, 224 { .reg_offset = OMAP_MUX_TERMINATOR },
225 }; 225 };
226 #else 226 #else
227 #define board_mux NULL 227 #define board_mux NULL
228 #endif 228 #endif
229 229
230 /* module pin mux structure */ 230 /* module pin mux structure */
231 struct pinmux_config { 231 struct pinmux_config {
232 const char *string_name; /* signal name format */ 232 const char *string_name; /* signal name format */
233 int val; /* Options for the mux register value */ 233 int val; /* Options for the mux register value */
234 }; 234 };
235 235
236 struct evm_dev_cfg { 236 struct evm_dev_cfg {
237 void (*device_init)(int evm_id, int profile); 237 void (*device_init)(int evm_id, int profile);
238 238
239 /* 239 /*
240 * If the device is required on both baseboard & daughter board (ex i2c), 240 * If the device is required on both baseboard & daughter board (ex i2c),
241 * specify DEV_ON_BASEBOARD 241 * specify DEV_ON_BASEBOARD
242 */ 242 */
243 #define DEV_ON_BASEBOARD 0 243 #define DEV_ON_BASEBOARD 0
244 #define DEV_ON_DGHTR_BRD 1 244 #define DEV_ON_DGHTR_BRD 1
245 u32 device_on; 245 u32 device_on;
246 246
247 u32 profile; /* Profiles (0-7) in which the module is present */ 247 u32 profile; /* Profiles (0-7) in which the module is present */
248 }; 248 };
249 249
250 /* AM335X - CPLD Register Offsets */ 250 /* AM335X - CPLD Register Offsets */
251 #define CPLD_DEVICE_HDR 0x00 /* CPLD Header */ 251 #define CPLD_DEVICE_HDR 0x00 /* CPLD Header */
252 #define CPLD_DEVICE_ID 0x04 /* CPLD identification */ 252 #define CPLD_DEVICE_ID 0x04 /* CPLD identification */
253 #define CPLD_DEVICE_REV 0x0C /* Revision of the CPLD code */ 253 #define CPLD_DEVICE_REV 0x0C /* Revision of the CPLD code */
254 #define CPLD_CFG_REG 0x10 /* Configuration Register */ 254 #define CPLD_CFG_REG 0x10 /* Configuration Register */
255 255
256 static struct i2c_client *cpld_client; 256 static struct i2c_client *cpld_client;
257 257
258 static u32 am335x_evm_id; 258 static u32 am335x_evm_id;
259 259
260 static struct omap_board_config_kernel am335x_evm_config[] __initdata = { 260 static struct omap_board_config_kernel am335x_evm_config[] __initdata = {
261 }; 261 };
262 262
263 /* 263 /*
264 * EVM Config held in On-Board eeprom device. 264 * EVM Config held in On-Board eeprom device.
265 * 265 *
266 * Header Format 266 * Header Format
267 * 267 *
268 * Name Size Contents 268 * Name Size Contents
269 * (Bytes) 269 * (Bytes)
270 *------------------------------------------------------------- 270 *-------------------------------------------------------------
271 * Header 4 0xAA, 0x55, 0x33, 0xEE 271 * Header 4 0xAA, 0x55, 0x33, 0xEE
272 * 272 *
273 * Board Name 8 Name for board in ASCII. 273 * Board Name 8 Name for board in ASCII.
274 * example "A33515BB" = "AM335X 274 * example "A33515BB" = "AM335X
275 Low Cost EVM board" 275 Low Cost EVM board"
276 * 276 *
277 * Version 4 Hardware version code for board in 277 * Version 4 Hardware version code for board in
278 * in ASCII. "1.0A" = rev.01.0A 278 * in ASCII. "1.0A" = rev.01.0A
279 * 279 *
280 * Serial Number 12 Serial number of the board. This is a 12 280 * Serial Number 12 Serial number of the board. This is a 12
281 * character string which is WWYY4P16nnnn, where 281 * character string which is WWYY4P16nnnn, where
282 * WW = 2 digit week of the year of production 282 * WW = 2 digit week of the year of production
283 * YY = 2 digit year of production 283 * YY = 2 digit year of production
284 * nnnn = incrementing board number 284 * nnnn = incrementing board number
285 * 285 *
286 * Configuration option 32 Codes(TBD) to show the configuration 286 * Configuration option 32 Codes(TBD) to show the configuration
287 * setup on this board. 287 * setup on this board.
288 * 288 *
289 * Available 32720 Available space for other non-volatile 289 * Available 32720 Available space for other non-volatile
290 * data. 290 * data.
291 */ 291 */
292 struct am335x_evm_eeprom_config { 292 struct am335x_evm_eeprom_config {
293 u32 header; 293 u32 header;
294 u8 name[8]; 294 u8 name[8];
295 char version[4]; 295 char version[4];
296 u8 serial[12]; 296 u8 serial[12];
297 u8 opt[32]; 297 u8 opt[32];
298 }; 298 };
299 299
300 static struct am335x_evm_eeprom_config config; 300 static struct am335x_evm_eeprom_config config;
301 static bool daughter_brd_detected; 301 static bool daughter_brd_detected;
302 302
303 #define GP_EVM_REV_IS_1_0 0x1 303 #define GP_EVM_REV_IS_1_0 0x1
304 #define GP_EVM_REV_IS_1_1A 0x2 304 #define GP_EVM_REV_IS_1_1A 0x2
305 #define GP_EVM_REV_IS_UNKNOWN 0xFF 305 #define GP_EVM_REV_IS_UNKNOWN 0xFF
306 static unsigned int gp_evm_revision = GP_EVM_REV_IS_UNKNOWN; 306 static unsigned int gp_evm_revision = GP_EVM_REV_IS_UNKNOWN;
307 unsigned int gigabit_enable = 1; 307 unsigned int gigabit_enable = 1;
308 308
309 #define EEPROM_MAC_ADDRESS_OFFSET 60 /* 4+8+4+12+32 */ 309 #define EEPROM_MAC_ADDRESS_OFFSET 60 /* 4+8+4+12+32 */
310 #define EEPROM_NO_OF_MAC_ADDR 3 310 #define EEPROM_NO_OF_MAC_ADDR 3
311 static char am335x_mac_addr[EEPROM_NO_OF_MAC_ADDR][ETH_ALEN]; 311 static char am335x_mac_addr[EEPROM_NO_OF_MAC_ADDR][ETH_ALEN];
312 312
313 #define AM335X_EEPROM_HEADER 0xEE3355AA 313 #define AM335X_EEPROM_HEADER 0xEE3355AA
314 314
315 /* current profile if exists else PROFILE_0 on error */ 315 /* current profile if exists else PROFILE_0 on error */
316 static u32 am335x_get_profile_selection(void) 316 static u32 am335x_get_profile_selection(void)
317 { 317 {
318 int val = 0; 318 int val = 0;
319 319
320 if (!cpld_client) 320 if (!cpld_client)
321 /* error checking is not done in func's calling this routine. 321 /* error checking is not done in func's calling this routine.
322 so return profile 0 on error */ 322 so return profile 0 on error */
323 return 0; 323 return 0;
324 324
325 val = i2c_smbus_read_word_data(cpld_client, CPLD_CFG_REG); 325 val = i2c_smbus_read_word_data(cpld_client, CPLD_CFG_REG);
326 if (val < 0) 326 if (val < 0)
327 return 0; /* default to Profile 0 on Error */ 327 return 0; /* default to Profile 0 on Error */
328 else 328 else
329 return val & 0x7; 329 return val & 0x7;
330 } 330 }
331 331
332 /* Module pin mux for LCDC */ 332 /* Module pin mux for LCDC */
333 static struct pinmux_config lcdc_pin_mux[] = { 333 static struct pinmux_config lcdc_pin_mux[] = {
334 {"lcd_data0.lcd_data0", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 334 {"lcd_data0.lcd_data0", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
335 | AM33XX_PULL_DISA}, 335 | AM33XX_PULL_DISA},
336 {"lcd_data1.lcd_data1", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 336 {"lcd_data1.lcd_data1", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
337 | AM33XX_PULL_DISA}, 337 | AM33XX_PULL_DISA},
338 {"lcd_data2.lcd_data2", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 338 {"lcd_data2.lcd_data2", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
339 | AM33XX_PULL_DISA}, 339 | AM33XX_PULL_DISA},
340 {"lcd_data3.lcd_data3", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 340 {"lcd_data3.lcd_data3", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
341 | AM33XX_PULL_DISA}, 341 | AM33XX_PULL_DISA},
342 {"lcd_data4.lcd_data4", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 342 {"lcd_data4.lcd_data4", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
343 | AM33XX_PULL_DISA}, 343 | AM33XX_PULL_DISA},
344 {"lcd_data5.lcd_data5", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 344 {"lcd_data5.lcd_data5", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
345 | AM33XX_PULL_DISA}, 345 | AM33XX_PULL_DISA},
346 {"lcd_data6.lcd_data6", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 346 {"lcd_data6.lcd_data6", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
347 | AM33XX_PULL_DISA}, 347 | AM33XX_PULL_DISA},
348 {"lcd_data7.lcd_data7", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 348 {"lcd_data7.lcd_data7", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
349 | AM33XX_PULL_DISA}, 349 | AM33XX_PULL_DISA},
350 {"lcd_data8.lcd_data8", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 350 {"lcd_data8.lcd_data8", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
351 | AM33XX_PULL_DISA}, 351 | AM33XX_PULL_DISA},
352 {"lcd_data9.lcd_data9", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 352 {"lcd_data9.lcd_data9", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
353 | AM33XX_PULL_DISA}, 353 | AM33XX_PULL_DISA},
354 {"lcd_data10.lcd_data10", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 354 {"lcd_data10.lcd_data10", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
355 | AM33XX_PULL_DISA}, 355 | AM33XX_PULL_DISA},
356 {"lcd_data11.lcd_data11", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 356 {"lcd_data11.lcd_data11", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
357 | AM33XX_PULL_DISA}, 357 | AM33XX_PULL_DISA},
358 {"lcd_data12.lcd_data12", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 358 {"lcd_data12.lcd_data12", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
359 | AM33XX_PULL_DISA}, 359 | AM33XX_PULL_DISA},
360 {"lcd_data13.lcd_data13", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 360 {"lcd_data13.lcd_data13", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
361 | AM33XX_PULL_DISA}, 361 | AM33XX_PULL_DISA},
362 {"lcd_data14.lcd_data14", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 362 {"lcd_data14.lcd_data14", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
363 | AM33XX_PULL_DISA}, 363 | AM33XX_PULL_DISA},
364 {"lcd_data15.lcd_data15", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT 364 {"lcd_data15.lcd_data15", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT
365 | AM33XX_PULL_DISA}, 365 | AM33XX_PULL_DISA},
366 {"gpmc_ad8.lcd_data16", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 366 {"gpmc_ad8.lcd_data16", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
367 {"gpmc_ad9.lcd_data17", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 367 {"gpmc_ad9.lcd_data17", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
368 {"gpmc_ad10.lcd_data18", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 368 {"gpmc_ad10.lcd_data18", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
369 {"gpmc_ad11.lcd_data19", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 369 {"gpmc_ad11.lcd_data19", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
370 {"gpmc_ad12.lcd_data20", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 370 {"gpmc_ad12.lcd_data20", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
371 {"gpmc_ad13.lcd_data21", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 371 {"gpmc_ad13.lcd_data21", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
372 {"gpmc_ad14.lcd_data22", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 372 {"gpmc_ad14.lcd_data22", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
373 {"gpmc_ad15.lcd_data23", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 373 {"gpmc_ad15.lcd_data23", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
374 {"lcd_vsync.lcd_vsync", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 374 {"lcd_vsync.lcd_vsync", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
375 {"lcd_hsync.lcd_hsync", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 375 {"lcd_hsync.lcd_hsync", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
376 {"lcd_pclk.lcd_pclk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 376 {"lcd_pclk.lcd_pclk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
377 {"lcd_ac_bias_en.lcd_ac_bias_en", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 377 {"lcd_ac_bias_en.lcd_ac_bias_en", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
378 {NULL, 0}, 378 {NULL, 0},
379 }; 379 };
380 380
381 static struct pinmux_config tsc_pin_mux[] = { 381 static struct pinmux_config tsc_pin_mux[] = {
382 {"ain0.ain0", OMAP_MUX_MODE0 | AM33XX_INPUT_EN}, 382 {"ain0.ain0", OMAP_MUX_MODE0 | AM33XX_INPUT_EN},
383 {"ain1.ain1", OMAP_MUX_MODE0 | AM33XX_INPUT_EN}, 383 {"ain1.ain1", OMAP_MUX_MODE0 | AM33XX_INPUT_EN},
384 {"ain2.ain2", OMAP_MUX_MODE0 | AM33XX_INPUT_EN}, 384 {"ain2.ain2", OMAP_MUX_MODE0 | AM33XX_INPUT_EN},
385 {"ain3.ain3", OMAP_MUX_MODE0 | AM33XX_INPUT_EN}, 385 {"ain3.ain3", OMAP_MUX_MODE0 | AM33XX_INPUT_EN},
386 {"vrefp.vrefp", OMAP_MUX_MODE0 | AM33XX_INPUT_EN}, 386 {"vrefp.vrefp", OMAP_MUX_MODE0 | AM33XX_INPUT_EN},
387 {"vrefn.vrefn", OMAP_MUX_MODE0 | AM33XX_INPUT_EN}, 387 {"vrefn.vrefn", OMAP_MUX_MODE0 | AM33XX_INPUT_EN},
388 {NULL, 0}, 388 {NULL, 0},
389 }; 389 };
390 390
391 /* Pin mux for nand flash module */ 391 /* Pin mux for nand flash module */
392 static struct pinmux_config nand_pin_mux[] = { 392 static struct pinmux_config nand_pin_mux[] = {
393 {"gpmc_ad0.gpmc_ad0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 393 {"gpmc_ad0.gpmc_ad0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
394 {"gpmc_ad1.gpmc_ad1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 394 {"gpmc_ad1.gpmc_ad1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
395 {"gpmc_ad2.gpmc_ad2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 395 {"gpmc_ad2.gpmc_ad2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
396 {"gpmc_ad3.gpmc_ad3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 396 {"gpmc_ad3.gpmc_ad3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
397 {"gpmc_ad4.gpmc_ad4", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 397 {"gpmc_ad4.gpmc_ad4", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
398 {"gpmc_ad5.gpmc_ad5", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 398 {"gpmc_ad5.gpmc_ad5", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
399 {"gpmc_ad6.gpmc_ad6", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 399 {"gpmc_ad6.gpmc_ad6", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
400 {"gpmc_ad7.gpmc_ad7", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 400 {"gpmc_ad7.gpmc_ad7", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
401 {"gpmc_wait0.gpmc_wait0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 401 {"gpmc_wait0.gpmc_wait0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
402 {"gpmc_wpn.gpmc_wpn", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP}, 402 {"gpmc_wpn.gpmc_wpn", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
403 {"gpmc_csn0.gpmc_csn0", OMAP_MUX_MODE0 | AM33XX_PULL_DISA}, 403 {"gpmc_csn0.gpmc_csn0", OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
404 {"gpmc_advn_ale.gpmc_advn_ale", OMAP_MUX_MODE0 | AM33XX_PULL_DISA}, 404 {"gpmc_advn_ale.gpmc_advn_ale", OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
405 {"gpmc_oen_ren.gpmc_oen_ren", OMAP_MUX_MODE0 | AM33XX_PULL_DISA}, 405 {"gpmc_oen_ren.gpmc_oen_ren", OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
406 {"gpmc_wen.gpmc_wen", OMAP_MUX_MODE0 | AM33XX_PULL_DISA}, 406 {"gpmc_wen.gpmc_wen", OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
407 {"gpmc_ben0_cle.gpmc_ben0_cle", OMAP_MUX_MODE0 | AM33XX_PULL_DISA}, 407 {"gpmc_ben0_cle.gpmc_ben0_cle", OMAP_MUX_MODE0 | AM33XX_PULL_DISA},
408 {NULL, 0}, 408 {NULL, 0},
409 }; 409 };
410 410
411 /* Module pin mux for SPI fash */ 411 /* Module pin mux for SPI fash */
412 static struct pinmux_config spi0_pin_mux[] = { 412 static struct pinmux_config spi0_pin_mux[] = {
413 {"spi0_sclk.spi0_sclk", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL 413 {"spi0_sclk.spi0_sclk", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL
414 | AM33XX_INPUT_EN}, 414 | AM33XX_INPUT_EN},
415 {"spi0_d0.spi0_d0", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL | AM33XX_PULL_UP 415 {"spi0_d0.spi0_d0", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL | AM33XX_PULL_UP
416 | AM33XX_INPUT_EN}, 416 | AM33XX_INPUT_EN},
417 {"spi0_d1.spi0_d1", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL 417 {"spi0_d1.spi0_d1", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL
418 | AM33XX_INPUT_EN}, 418 | AM33XX_INPUT_EN},
419 {"spi0_cs0.spi0_cs0", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL | AM33XX_PULL_UP 419 {"spi0_cs0.spi0_cs0", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL | AM33XX_PULL_UP
420 | AM33XX_INPUT_EN}, 420 | AM33XX_INPUT_EN},
421 {NULL, 0}, 421 {NULL, 0},
422 }; 422 };
423 423
424 /* Module pin mux for SPI flash */ 424 /* Module pin mux for SPI flash */
425 static struct pinmux_config spi1_pin_mux[] = { 425 static struct pinmux_config spi1_pin_mux[] = {
426 {"mcasp0_aclkx.spi1_sclk", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL 426 {"mcasp0_aclkx.spi1_sclk", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL
427 | AM33XX_INPUT_EN}, 427 | AM33XX_INPUT_EN},
428 {"mcasp0_fsx.spi1_d0", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL 428 {"mcasp0_fsx.spi1_d0", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL
429 | AM33XX_PULL_UP | AM33XX_INPUT_EN}, 429 | AM33XX_PULL_UP | AM33XX_INPUT_EN},
430 {"mcasp0_axr0.spi1_d1", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL 430 {"mcasp0_axr0.spi1_d1", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL
431 | AM33XX_INPUT_EN}, 431 | AM33XX_INPUT_EN},
432 {"mcasp0_ahclkr.spi1_cs0", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL 432 {"mcasp0_ahclkr.spi1_cs0", OMAP_MUX_MODE3 | AM33XX_PULL_ENBL
433 | AM33XX_PULL_UP | AM33XX_INPUT_EN}, 433 | AM33XX_PULL_UP | AM33XX_INPUT_EN},
434 {NULL, 0}, 434 {NULL, 0},
435 }; 435 };
436 436
437 /* Module pin mux for rgmii1 */ 437 /* Module pin mux for rgmii1 */
438 static struct pinmux_config rgmii1_pin_mux[] = { 438 static struct pinmux_config rgmii1_pin_mux[] = {
439 {"mii1_txen.rgmii1_tctl", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 439 {"mii1_txen.rgmii1_tctl", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
440 {"mii1_rxdv.rgmii1_rctl", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 440 {"mii1_rxdv.rgmii1_rctl", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
441 {"mii1_txd3.rgmii1_td3", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 441 {"mii1_txd3.rgmii1_td3", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
442 {"mii1_txd2.rgmii1_td2", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 442 {"mii1_txd2.rgmii1_td2", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
443 {"mii1_txd1.rgmii1_td1", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 443 {"mii1_txd1.rgmii1_td1", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
444 {"mii1_txd0.rgmii1_td0", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 444 {"mii1_txd0.rgmii1_td0", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
445 {"mii1_txclk.rgmii1_tclk", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 445 {"mii1_txclk.rgmii1_tclk", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
446 {"mii1_rxclk.rgmii1_rclk", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 446 {"mii1_rxclk.rgmii1_rclk", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
447 {"mii1_rxd3.rgmii1_rd3", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 447 {"mii1_rxd3.rgmii1_rd3", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
448 {"mii1_rxd2.rgmii1_rd2", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 448 {"mii1_rxd2.rgmii1_rd2", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
449 {"mii1_rxd1.rgmii1_rd1", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 449 {"mii1_rxd1.rgmii1_rd1", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
450 {"mii1_rxd0.rgmii1_rd0", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 450 {"mii1_rxd0.rgmii1_rd0", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
451 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 451 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
452 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP}, 452 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP},
453 {NULL, 0}, 453 {NULL, 0},
454 }; 454 };
455 455
456 /* Module pin mux for rgmii2 */ 456 /* Module pin mux for rgmii2 */
457 static struct pinmux_config rgmii2_pin_mux[] = { 457 static struct pinmux_config rgmii2_pin_mux[] = {
458 {"gpmc_a0.rgmii2_tctl", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 458 {"gpmc_a0.rgmii2_tctl", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
459 {"gpmc_a1.rgmii2_rctl", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 459 {"gpmc_a1.rgmii2_rctl", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
460 {"gpmc_a2.rgmii2_td3", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 460 {"gpmc_a2.rgmii2_td3", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
461 {"gpmc_a3.rgmii2_td2", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 461 {"gpmc_a3.rgmii2_td2", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
462 {"gpmc_a4.rgmii2_td1", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 462 {"gpmc_a4.rgmii2_td1", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
463 {"gpmc_a5.rgmii2_td0", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 463 {"gpmc_a5.rgmii2_td0", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
464 {"gpmc_a6.rgmii2_tclk", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT}, 464 {"gpmc_a6.rgmii2_tclk", OMAP_MUX_MODE2 | AM33XX_PIN_OUTPUT},
465 {"gpmc_a7.rgmii2_rclk", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 465 {"gpmc_a7.rgmii2_rclk", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
466 {"gpmc_a8.rgmii2_rd3", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 466 {"gpmc_a8.rgmii2_rd3", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
467 {"gpmc_a9.rgmii2_rd2", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 467 {"gpmc_a9.rgmii2_rd2", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
468 {"gpmc_a10.rgmii2_rd1", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 468 {"gpmc_a10.rgmii2_rd1", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
469 {"gpmc_a11.rgmii2_rd0", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN}, 469 {"gpmc_a11.rgmii2_rd0", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLDOWN},
470 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 470 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
471 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP}, 471 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP},
472 {NULL, 0}, 472 {NULL, 0},
473 }; 473 };
474 474
475 /* Module pin mux for mii1 */ 475 /* Module pin mux for mii1 */
476 static struct pinmux_config mii1_pin_mux[] = { 476 static struct pinmux_config mii1_pin_mux[] = {
477 {"mii1_rxerr.mii1_rxerr", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 477 {"mii1_rxerr.mii1_rxerr", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
478 {"mii1_txen.mii1_txen", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 478 {"mii1_txen.mii1_txen", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
479 {"mii1_rxdv.mii1_rxdv", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 479 {"mii1_rxdv.mii1_rxdv", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
480 {"mii1_txd3.mii1_txd3", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 480 {"mii1_txd3.mii1_txd3", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
481 {"mii1_txd2.mii1_txd2", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 481 {"mii1_txd2.mii1_txd2", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
482 {"mii1_txd1.mii1_txd1", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 482 {"mii1_txd1.mii1_txd1", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
483 {"mii1_txd0.mii1_txd0", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 483 {"mii1_txd0.mii1_txd0", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
484 {"mii1_txclk.mii1_txclk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 484 {"mii1_txclk.mii1_txclk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
485 {"mii1_rxclk.mii1_rxclk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 485 {"mii1_rxclk.mii1_rxclk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
486 {"mii1_rxd3.mii1_rxd3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 486 {"mii1_rxd3.mii1_rxd3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
487 {"mii1_rxd2.mii1_rxd2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 487 {"mii1_rxd2.mii1_rxd2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
488 {"mii1_rxd1.mii1_rxd1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 488 {"mii1_rxd1.mii1_rxd1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
489 {"mii1_rxd0.mii1_rxd0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 489 {"mii1_rxd0.mii1_rxd0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
490 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 490 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
491 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP}, 491 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP},
492 {NULL, 0}, 492 {NULL, 0},
493 }; 493 };
494 494
495 /* Module pin mux for rmii1 */ 495 /* Module pin mux for rmii1 */
496 static struct pinmux_config rmii1_pin_mux[] = { 496 static struct pinmux_config rmii1_pin_mux[] = {
497 {"mii1_crs.rmii1_crs_dv", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN}, 497 {"mii1_crs.rmii1_crs_dv", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
498 {"mii1_rxerr.mii1_rxerr", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN}, 498 {"mii1_rxerr.mii1_rxerr", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
499 {"mii1_txen.mii1_txen", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 499 {"mii1_txen.mii1_txen", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
500 {"mii1_txd1.mii1_txd1", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 500 {"mii1_txd1.mii1_txd1", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
501 {"mii1_txd0.mii1_txd0", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT}, 501 {"mii1_txd0.mii1_txd0", OMAP_MUX_MODE1 | AM33XX_PIN_OUTPUT},
502 {"mii1_rxd1.mii1_rxd1", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN}, 502 {"mii1_rxd1.mii1_rxd1", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
503 {"mii1_rxd0.mii1_rxd0", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN}, 503 {"mii1_rxd0.mii1_rxd0", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLDOWN},
504 {"rmii1_refclk.rmii1_refclk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN}, 504 {"rmii1_refclk.rmii1_refclk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLDOWN},
505 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 505 {"mdio_data.mdio_data", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
506 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP}, 506 {"mdio_clk.mdio_clk", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT_PULLUP},
507 {NULL, 0}, 507 {NULL, 0},
508 }; 508 };
509 509
510 static struct pinmux_config i2c1_pin_mux[] = { 510 static struct pinmux_config i2c1_pin_mux[] = {
511 {"spi0_d1.i2c1_sda", OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW | 511 {"spi0_d1.i2c1_sda", OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW |
512 AM33XX_PULL_ENBL | AM33XX_INPUT_EN}, 512 AM33XX_PULL_ENBL | AM33XX_INPUT_EN},
513 {"spi0_cs0.i2c1_scl", OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW | 513 {"spi0_cs0.i2c1_scl", OMAP_MUX_MODE2 | AM33XX_SLEWCTRL_SLOW |
514 AM33XX_PULL_ENBL | AM33XX_INPUT_EN}, 514 AM33XX_PULL_ENBL | AM33XX_INPUT_EN},
515 {NULL, 0}, 515 {NULL, 0},
516 }; 516 };
517 517
518 /* Module pin mux for mcasp1 */ 518 /* Module pin mux for mcasp1 */
519 static struct pinmux_config mcasp1_pin_mux[] = { 519 static struct pinmux_config mcasp1_pin_mux[] = {
520 {"mii1_crs.mcasp1_aclkx", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN}, 520 {"mii1_crs.mcasp1_aclkx", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN},
521 {"mii1_rxerr.mcasp1_fsx", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN}, 521 {"mii1_rxerr.mcasp1_fsx", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN},
522 {"mii1_col.mcasp1_axr2", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN}, 522 {"mii1_col.mcasp1_axr2", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN},
523 {"rmii1_refclk.mcasp1_axr3", OMAP_MUX_MODE4 | 523 {"rmii1_refclk.mcasp1_axr3", OMAP_MUX_MODE4 |
524 AM33XX_PIN_INPUT_PULLDOWN}, 524 AM33XX_PIN_INPUT_PULLDOWN},
525 {NULL, 0}, 525 {NULL, 0},
526 }; 526 };
527 527
528 528
529 /* Module pin mux for mmc0 */ 529 /* Module pin mux for mmc0 */
530 static struct pinmux_config mmc0_pin_mux[] = { 530 static struct pinmux_config mmc0_pin_mux[] = {
531 {"mmc0_dat3.mmc0_dat3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 531 {"mmc0_dat3.mmc0_dat3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
532 {"mmc0_dat2.mmc0_dat2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 532 {"mmc0_dat2.mmc0_dat2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
533 {"mmc0_dat1.mmc0_dat1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 533 {"mmc0_dat1.mmc0_dat1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
534 {"mmc0_dat0.mmc0_dat0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 534 {"mmc0_dat0.mmc0_dat0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
535 {"mmc0_clk.mmc0_clk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 535 {"mmc0_clk.mmc0_clk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
536 {"mmc0_cmd.mmc0_cmd", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 536 {"mmc0_cmd.mmc0_cmd", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
537 {"mcasp0_aclkr.mmc0_sdwp", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP}, 537 {"mcasp0_aclkr.mmc0_sdwp", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
538 {"spi0_cs1.mmc0_sdcd", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP}, 538 {"spi0_cs1.mmc0_sdcd", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
539 {NULL, 0}, 539 {NULL, 0},
540 }; 540 };
541 541
542 static struct pinmux_config mmc0_no_cd_pin_mux[] = { 542 static struct pinmux_config mmc0_no_cd_pin_mux[] = {
543 {"mmc0_dat3.mmc0_dat3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 543 {"mmc0_dat3.mmc0_dat3", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
544 {"mmc0_dat2.mmc0_dat2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 544 {"mmc0_dat2.mmc0_dat2", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
545 {"mmc0_dat1.mmc0_dat1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 545 {"mmc0_dat1.mmc0_dat1", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
546 {"mmc0_dat0.mmc0_dat0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 546 {"mmc0_dat0.mmc0_dat0", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
547 {"mmc0_clk.mmc0_clk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 547 {"mmc0_clk.mmc0_clk", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
548 {"mmc0_cmd.mmc0_cmd", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 548 {"mmc0_cmd.mmc0_cmd", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
549 {"mcasp0_aclkr.mmc0_sdwp", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN}, 549 {"mcasp0_aclkr.mmc0_sdwp", OMAP_MUX_MODE4 | AM33XX_PIN_INPUT_PULLDOWN},
550 {NULL, 0}, 550 {NULL, 0},
551 }; 551 };
552 552
553 /* Module pin mux for mmc1 */ 553 /* Module pin mux for mmc1 */
554 static struct pinmux_config mmc1_pin_mux[] = { 554 static struct pinmux_config mmc1_pin_mux[] = {
555 {"gpmc_ad7.mmc1_dat7", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 555 {"gpmc_ad7.mmc1_dat7", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
556 {"gpmc_ad6.mmc1_dat6", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 556 {"gpmc_ad6.mmc1_dat6", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
557 {"gpmc_ad5.mmc1_dat5", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 557 {"gpmc_ad5.mmc1_dat5", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
558 {"gpmc_ad4.mmc1_dat4", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 558 {"gpmc_ad4.mmc1_dat4", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
559 {"gpmc_ad3.mmc1_dat3", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 559 {"gpmc_ad3.mmc1_dat3", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
560 {"gpmc_ad2.mmc1_dat2", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 560 {"gpmc_ad2.mmc1_dat2", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
561 {"gpmc_ad1.mmc1_dat1", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 561 {"gpmc_ad1.mmc1_dat1", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
562 {"gpmc_ad0.mmc1_dat0", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP}, 562 {"gpmc_ad0.mmc1_dat0", OMAP_MUX_MODE1 | AM33XX_PIN_INPUT_PULLUP},
563 {"gpmc_csn1.mmc1_clk", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP}, 563 {"gpmc_csn1.mmc1_clk", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
564 {"gpmc_csn2.mmc1_cmd", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP}, 564 {"gpmc_csn2.mmc1_cmd", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
565 {"gpmc_csn0.mmc1_sdwp", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP}, 565 {"gpmc_csn0.mmc1_sdwp", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
566 {"gpmc_advn_ale.mmc1_sdcd", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP}, 566 {"gpmc_advn_ale.mmc1_sdcd", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT_PULLUP},
567 {NULL, 0}, 567 {NULL, 0},
568 }; 568 };
569 569
570 /* Module pin mux for uart3 */ 570 /* Module pin mux for uart3 */
571 static struct pinmux_config uart3_pin_mux[] = { 571 static struct pinmux_config uart3_pin_mux[] = {
572 {"spi0_cs1.uart3_rxd", AM33XX_PIN_INPUT_PULLUP}, 572 {"spi0_cs1.uart3_rxd", AM33XX_PIN_INPUT_PULLUP},
573 {"ecap0_in_pwm0_out.uart3_txd", AM33XX_PULL_ENBL}, 573 {"ecap0_in_pwm0_out.uart3_txd", AM33XX_PULL_ENBL},
574 {NULL, 0}, 574 {NULL, 0},
575 }; 575 };
576 576
577 static struct pinmux_config d_can_gp_pin_mux[] = { 577 static struct pinmux_config d_can_gp_pin_mux[] = {
578 {"uart0_ctsn.d_can1_tx", OMAP_MUX_MODE2 | AM33XX_PULL_ENBL}, 578 {"uart0_ctsn.d_can1_tx", OMAP_MUX_MODE2 | AM33XX_PULL_ENBL},
579 {"uart0_rtsn.d_can1_rx", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP}, 579 {"uart0_rtsn.d_can1_rx", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
580 {NULL, 0}, 580 {NULL, 0},
581 }; 581 };
582 582
583 static struct pinmux_config d_can_ia_pin_mux[] = { 583 static struct pinmux_config d_can_ia_pin_mux[] = {
584 {"uart0_rxd.d_can0_tx", OMAP_MUX_MODE2 | AM33XX_PULL_ENBL}, 584 {"uart0_rxd.d_can0_tx", OMAP_MUX_MODE2 | AM33XX_PULL_ENBL},
585 {"uart0_txd.d_can0_rx", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP}, 585 {"uart0_txd.d_can0_rx", OMAP_MUX_MODE2 | AM33XX_PIN_INPUT_PULLUP},
586 {NULL, 0}, 586 {NULL, 0},
587 }; 587 };
588 588
589 /* 589 /*
590 * @pin_mux - single module pin-mux structure which defines pin-mux 590 * @pin_mux - single module pin-mux structure which defines pin-mux
591 * details for all its pins. 591 * details for all its pins.
592 */ 592 */
593 static void setup_pin_mux(struct pinmux_config *pin_mux) 593 static void setup_pin_mux(struct pinmux_config *pin_mux)
594 { 594 {
595 int i; 595 int i;
596 596
597 for (i = 0; pin_mux->string_name != NULL; pin_mux++) 597 for (i = 0; pin_mux->string_name != NULL; pin_mux++)
598 omap_mux_init_signal(pin_mux->string_name, pin_mux->val); 598 omap_mux_init_signal(pin_mux->string_name, pin_mux->val);
599 599
600 } 600 }
601 601
602 /* Matrix GPIO Keypad Support for profile-0 only: TODO */ 602 /* Matrix GPIO Keypad Support for profile-0 only: TODO */
603 603
604 /* pinmux for keypad device */ 604 /* pinmux for keypad device */
605 static struct pinmux_config matrix_keypad_pin_mux[] = { 605 static struct pinmux_config matrix_keypad_pin_mux[] = {
606 {"gpmc_a5.gpio1_21", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, 606 {"gpmc_a5.gpio1_21", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
607 {"gpmc_a8.gpio1_22", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, 607 {"gpmc_a6.gpio1_22", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
608 {"gpmc_a9.gpio1_25", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, 608 {"gpmc_a9.gpio1_25", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
609 {"gpmc_a10.gpio1_26", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, 609 {"gpmc_a10.gpio1_26", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
610 {"gpmc_a11.gpio1_27", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, 610 {"gpmc_a11.gpio1_27", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
611 {NULL, 0}, 611 {NULL, 0},
612 }; 612 };
613 613
614 /* Keys mapping */ 614 /* Keys mapping */
615 static const uint32_t am335x_evm_matrix_keys[] = { 615 static const uint32_t am335x_evm_matrix_keys[] = {
616 KEY(0, 0, KEY_MENU), 616 KEY(0, 0, KEY_MENU),
617 KEY(1, 0, KEY_BACK), 617 KEY(1, 0, KEY_BACK),
618 KEY(2, 0, KEY_LEFT), 618 KEY(2, 0, KEY_LEFT),
619 619
620 KEY(0, 1, KEY_RIGHT), 620 KEY(0, 1, KEY_RIGHT),
621 KEY(1, 1, KEY_ENTER), 621 KEY(1, 1, KEY_ENTER),
622 KEY(2, 1, KEY_DOWN), 622 KEY(2, 1, KEY_DOWN),
623 }; 623 };
624 624
625 const struct matrix_keymap_data am335x_evm_keymap_data = { 625 const struct matrix_keymap_data am335x_evm_keymap_data = {
626 .keymap = am335x_evm_matrix_keys, 626 .keymap = am335x_evm_matrix_keys,
627 .keymap_size = ARRAY_SIZE(am335x_evm_matrix_keys), 627 .keymap_size = ARRAY_SIZE(am335x_evm_matrix_keys),
628 }; 628 };
629 629
630 static const unsigned int am335x_evm_keypad_row_gpios[] = { 630 static const unsigned int am335x_evm_keypad_row_gpios[] = {
631 GPIO_TO_PIN(1, 25), GPIO_TO_PIN(1, 26), GPIO_TO_PIN(1, 27) 631 GPIO_TO_PIN(1, 25), GPIO_TO_PIN(1, 26), GPIO_TO_PIN(1, 27)
632 }; 632 };
633 633
634 static const unsigned int am335x_evm_keypad_col_gpios[] = { 634 static const unsigned int am335x_evm_keypad_col_gpios[] = {
635 GPIO_TO_PIN(1, 21), GPIO_TO_PIN(1, 22) 635 GPIO_TO_PIN(1, 21), GPIO_TO_PIN(1, 22)
636 }; 636 };
637 637
638 static struct matrix_keypad_platform_data am335x_evm_keypad_platform_data = { 638 static struct matrix_keypad_platform_data am335x_evm_keypad_platform_data = {
639 .keymap_data = &am335x_evm_keymap_data, 639 .keymap_data = &am335x_evm_keymap_data,
640 .row_gpios = am335x_evm_keypad_row_gpios, 640 .row_gpios = am335x_evm_keypad_row_gpios,
641 .num_row_gpios = ARRAY_SIZE(am335x_evm_keypad_row_gpios), 641 .num_row_gpios = ARRAY_SIZE(am335x_evm_keypad_row_gpios),
642 .col_gpios = am335x_evm_keypad_col_gpios, 642 .col_gpios = am335x_evm_keypad_col_gpios,
643 .num_col_gpios = ARRAY_SIZE(am335x_evm_keypad_col_gpios), 643 .num_col_gpios = ARRAY_SIZE(am335x_evm_keypad_col_gpios),
644 .active_low = false, 644 .active_low = false,
645 .debounce_ms = 5, 645 .debounce_ms = 5,
646 .col_scan_delay_us = 2, 646 .col_scan_delay_us = 2,
647 }; 647 };
648 648
649 static struct platform_device am335x_evm_keyboard = { 649 static struct platform_device am335x_evm_keyboard = {
650 .name = "matrix-keypad", 650 .name = "matrix-keypad",
651 .id = -1, 651 .id = -1,
652 .dev = { 652 .dev = {
653 .platform_data = &am335x_evm_keypad_platform_data, 653 .platform_data = &am335x_evm_keypad_platform_data,
654 }, 654 },
655 }; 655 };
656 656
657 static void matrix_keypad_init(int evm_id, int profile) 657 static void matrix_keypad_init(int evm_id, int profile)
658 { 658 {
659 int err; 659 int err;
660 660
661 setup_pin_mux(matrix_keypad_pin_mux); 661 setup_pin_mux(matrix_keypad_pin_mux);
662 err = platform_device_register(&am335x_evm_keyboard); 662 err = platform_device_register(&am335x_evm_keyboard);
663 if (err) { 663 if (err) {
664 pr_err("failed to register matrix keypad (2x3) device\n"); 664 pr_err("failed to register matrix keypad (2x3) device\n");
665 } 665 }
666 } 666 }
667 667
668 /* pinmux for keypad device */ 668 /* pinmux for keypad device */
669 static struct pinmux_config volume_keys_pin_mux[] = { 669 static struct pinmux_config volume_keys_pin_mux[] = {
670 {"spi0_sclk.gpio0_2", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, 670 {"spi0_sclk.gpio0_2", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
671 {"spi0_d0.gpio0_3", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, 671 {"spi0_d0.gpio0_3", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
672 {NULL, 0}, 672 {NULL, 0},
673 }; 673 };
674 674
675 /* Configure GPIOs for Volume Keys */ 675 /* Configure GPIOs for Volume Keys */
676 static struct gpio_keys_button am335x_evm_volume_gpio_buttons[] = { 676 static struct gpio_keys_button am335x_evm_volume_gpio_buttons[] = {
677 { 677 {
678 .code = KEY_VOLUMEUP, 678 .code = KEY_VOLUMEUP,
679 .gpio = GPIO_TO_PIN(0, 2), 679 .gpio = GPIO_TO_PIN(0, 2),
680 .active_low = true, 680 .active_low = true,
681 .desc = "volume-up", 681 .desc = "volume-up",
682 .type = EV_KEY, 682 .type = EV_KEY,
683 .wakeup = 1, 683 .wakeup = 1,
684 }, 684 },
685 { 685 {
686 .code = KEY_VOLUMEDOWN, 686 .code = KEY_VOLUMEDOWN,
687 .gpio = GPIO_TO_PIN(0, 3), 687 .gpio = GPIO_TO_PIN(0, 3),
688 .active_low = true, 688 .active_low = true,
689 .desc = "volume-down", 689 .desc = "volume-down",
690 .type = EV_KEY, 690 .type = EV_KEY,
691 .wakeup = 1, 691 .wakeup = 1,
692 }, 692 },
693 }; 693 };
694 694
695 static struct gpio_keys_platform_data am335x_evm_volume_gpio_key_info = { 695 static struct gpio_keys_platform_data am335x_evm_volume_gpio_key_info = {
696 .buttons = am335x_evm_volume_gpio_buttons, 696 .buttons = am335x_evm_volume_gpio_buttons,
697 .nbuttons = ARRAY_SIZE(am335x_evm_volume_gpio_buttons), 697 .nbuttons = ARRAY_SIZE(am335x_evm_volume_gpio_buttons),
698 }; 698 };
699 699
700 static struct platform_device am335x_evm_volume_keys = { 700 static struct platform_device am335x_evm_volume_keys = {
701 .name = "gpio-keys", 701 .name = "gpio-keys",
702 .id = -1, 702 .id = -1,
703 .dev = { 703 .dev = {
704 .platform_data = &am335x_evm_volume_gpio_key_info, 704 .platform_data = &am335x_evm_volume_gpio_key_info,
705 }, 705 },
706 }; 706 };
707 707
708 static void volume_keys_init(int evm_id, int profile) 708 static void volume_keys_init(int evm_id, int profile)
709 { 709 {
710 int err; 710 int err;
711 711
712 setup_pin_mux(volume_keys_pin_mux); 712 setup_pin_mux(volume_keys_pin_mux);
713 err = platform_device_register(&am335x_evm_volume_keys); 713 err = platform_device_register(&am335x_evm_volume_keys);
714 if (err) 714 if (err)
715 pr_err("failed to register matrix keypad (2x3) device\n"); 715 pr_err("failed to register matrix keypad (2x3) device\n");
716 } 716 }
717 717
718 /* 718 /*
719 * @evm_id - evm id which needs to be configured 719 * @evm_id - evm id which needs to be configured
720 * @dev_cfg - single evm structure which includes 720 * @dev_cfg - single evm structure which includes
721 * all module inits, pin-mux defines 721 * all module inits, pin-mux defines
722 * @profile - if present, else PROFILE_NONE 722 * @profile - if present, else PROFILE_NONE
723 * @dghtr_brd_flg - Whether Daughter board is present or not 723 * @dghtr_brd_flg - Whether Daughter board is present or not
724 */ 724 */
725 static void _configure_device(int evm_id, struct evm_dev_cfg *dev_cfg, 725 static void _configure_device(int evm_id, struct evm_dev_cfg *dev_cfg,
726 int profile) 726 int profile)
727 { 727 {
728 int i; 728 int i;
729 729
730 /* 730 /*
731 * Only General Purpose & Industrial Auto Motro Control 731 * Only General Purpose & Industrial Auto Motro Control
732 * EVM has profiles. So check if this evm has profile. 732 * EVM has profiles. So check if this evm has profile.
733 * If not, ignore the profile comparison 733 * If not, ignore the profile comparison
734 */ 734 */
735 735
736 /* 736 /*
737 * If the device is on baseboard, directly configure it. Else (device on 737 * If the device is on baseboard, directly configure it. Else (device on
738 * Daughter board), check if the daughter card is detected. 738 * Daughter board), check if the daughter card is detected.
739 */ 739 */
740 if (profile == PROFILE_NONE) { 740 if (profile == PROFILE_NONE) {
741 for (i = 0; dev_cfg->device_init != NULL; dev_cfg++) { 741 for (i = 0; dev_cfg->device_init != NULL; dev_cfg++) {
742 if (dev_cfg->device_on == DEV_ON_BASEBOARD) 742 if (dev_cfg->device_on == DEV_ON_BASEBOARD)
743 dev_cfg->device_init(evm_id, profile); 743 dev_cfg->device_init(evm_id, profile);
744 else if (daughter_brd_detected == true) 744 else if (daughter_brd_detected == true)
745 dev_cfg->device_init(evm_id, profile); 745 dev_cfg->device_init(evm_id, profile);
746 } 746 }
747 } else { 747 } else {
748 for (i = 0; dev_cfg->device_init != NULL; dev_cfg++) { 748 for (i = 0; dev_cfg->device_init != NULL; dev_cfg++) {
749 if (dev_cfg->profile & profile) { 749 if (dev_cfg->profile & profile) {
750 if (dev_cfg->device_on == DEV_ON_BASEBOARD) 750 if (dev_cfg->device_on == DEV_ON_BASEBOARD)
751 dev_cfg->device_init(evm_id, profile); 751 dev_cfg->device_init(evm_id, profile);
752 else if (daughter_brd_detected == true) 752 else if (daughter_brd_detected == true)
753 dev_cfg->device_init(evm_id, profile); 753 dev_cfg->device_init(evm_id, profile);
754 } 754 }
755 } 755 }
756 } 756 }
757 } 757 }
758 758
759 #define AM335X_LCD_BL_PIN GPIO_TO_PIN(0, 7) 759 #define AM335X_LCD_BL_PIN GPIO_TO_PIN(0, 7)
760 760
761 /* pinmux for usb0 drvvbus */ 761 /* pinmux for usb0 drvvbus */
762 static struct pinmux_config usb0_pin_mux[] = { 762 static struct pinmux_config usb0_pin_mux[] = {
763 {"usb0_drvvbus.usb0_drvvbus", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 763 {"usb0_drvvbus.usb0_drvvbus", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
764 {NULL, 0}, 764 {NULL, 0},
765 }; 765 };
766 766
767 /* pinmux for usb1 drvvbus */ 767 /* pinmux for usb1 drvvbus */
768 static struct pinmux_config usb1_pin_mux[] = { 768 static struct pinmux_config usb1_pin_mux[] = {
769 {"usb1_drvvbus.usb1_drvvbus", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 769 {"usb1_drvvbus.usb1_drvvbus", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
770 {NULL, 0}, 770 {NULL, 0},
771 }; 771 };
772 772
773 /* pinmux for profibus */ 773 /* pinmux for profibus */
774 static struct pinmux_config profibus_pin_mux[] = { 774 static struct pinmux_config profibus_pin_mux[] = {
775 {"uart1_rxd.pr1_uart0_rxd_mux1", OMAP_MUX_MODE5 | AM33XX_PIN_INPUT}, 775 {"uart1_rxd.pr1_uart0_rxd_mux1", OMAP_MUX_MODE5 | AM33XX_PIN_INPUT},
776 {"uart1_txd.pr1_uart0_txd_mux1", OMAP_MUX_MODE5 | AM33XX_PIN_OUTPUT}, 776 {"uart1_txd.pr1_uart0_txd_mux1", OMAP_MUX_MODE5 | AM33XX_PIN_OUTPUT},
777 {"mcasp0_fsr.pr1_pru0_pru_r30_5", OMAP_MUX_MODE5 | AM33XX_PIN_OUTPUT}, 777 {"mcasp0_fsr.pr1_pru0_pru_r30_5", OMAP_MUX_MODE5 | AM33XX_PIN_OUTPUT},
778 {NULL, 0}, 778 {NULL, 0},
779 }; 779 };
780 780
781 /* Module pin mux for eCAP0 */ 781 /* Module pin mux for eCAP0 */
782 static struct pinmux_config ecap0_pin_mux[] = { 782 static struct pinmux_config ecap0_pin_mux[] = {
783 {"ecap0_in_pwm0_out.gpio0_7", AM33XX_PIN_OUTPUT}, 783 {"ecap0_in_pwm0_out.gpio0_7", AM33XX_PIN_OUTPUT},
784 {NULL, 0}, 784 {NULL, 0},
785 }; 785 };
786 786
787 #define AM335XEVM_WLAN_IRQ_GPIO GPIO_TO_PIN(3, 17) 787 #define AM335XEVM_WLAN_IRQ_GPIO GPIO_TO_PIN(3, 17)
788 788
789 struct wl12xx_platform_data am335xevm_wlan_data = { 789 struct wl12xx_platform_data am335xevm_wlan_data = {
790 .irq = OMAP_GPIO_IRQ(AM335XEVM_WLAN_IRQ_GPIO), 790 .irq = OMAP_GPIO_IRQ(AM335XEVM_WLAN_IRQ_GPIO),
791 .board_ref_clock = WL12XX_REFCLOCK_38_XTAL, /* 38.4Mhz */ 791 .board_ref_clock = WL12XX_REFCLOCK_38_XTAL, /* 38.4Mhz */
792 }; 792 };
793 793
794 /* Module pin mux for wlan and bluetooth */ 794 /* Module pin mux for wlan and bluetooth */
795 static struct pinmux_config mmc2_wl12xx_pin_mux[] = { 795 static struct pinmux_config mmc2_wl12xx_pin_mux[] = {
796 {"gpmc_a1.mmc2_dat0", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP}, 796 {"gpmc_a1.mmc2_dat0", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP},
797 {"gpmc_a2.mmc2_dat1", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP}, 797 {"gpmc_a2.mmc2_dat1", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP},
798 {"gpmc_a3.mmc2_dat2", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP}, 798 {"gpmc_a3.mmc2_dat2", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP},
799 {"gpmc_ben1.mmc2_dat3", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP}, 799 {"gpmc_ben1.mmc2_dat3", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP},
800 {"gpmc_csn3.mmc2_cmd", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP}, 800 {"gpmc_csn3.mmc2_cmd", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP},
801 {"gpmc_clk.mmc2_clk", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP}, 801 {"gpmc_clk.mmc2_clk", OMAP_MUX_MODE3 | AM33XX_PIN_INPUT_PULLUP},
802 {NULL, 0}, 802 {NULL, 0},
803 }; 803 };
804 804
805 static struct pinmux_config uart1_wl12xx_pin_mux[] = { 805 static struct pinmux_config uart1_wl12xx_pin_mux[] = {
806 {"uart1_ctsn.uart1_ctsn", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT}, 806 {"uart1_ctsn.uart1_ctsn", OMAP_MUX_MODE0 | AM33XX_PIN_OUTPUT},
807 {"uart1_rtsn.uart1_rtsn", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT}, 807 {"uart1_rtsn.uart1_rtsn", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT},
808 {"uart1_rxd.uart1_rxd", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP}, 808 {"uart1_rxd.uart1_rxd", OMAP_MUX_MODE0 | AM33XX_PIN_INPUT_PULLUP},
809 {"uart1_txd.uart1_txd", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL}, 809 {"uart1_txd.uart1_txd", OMAP_MUX_MODE0 | AM33XX_PULL_ENBL},
810 {NULL, 0}, 810 {NULL, 0},
811 }; 811 };
812 812
813 static struct pinmux_config wl12xx_pin_mux_evm_rev1_1a[] = { 813 static struct pinmux_config wl12xx_pin_mux_evm_rev1_1a[] = {
814 {"gpmc_a0.gpio1_16", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, 814 {"gpmc_a0.gpio1_16", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
815 {"mcasp0_ahclkr.gpio3_17", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, 815 {"mcasp0_ahclkr.gpio3_17", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
816 {"mcasp0_ahclkx.gpio3_21", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, 816 {"mcasp0_ahclkx.gpio3_21", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
817 {NULL, 0}, 817 {NULL, 0},
818 }; 818 };
819 819
820 static struct pinmux_config wl12xx_pin_mux_evm_rev1_0[] = { 820 static struct pinmux_config wl12xx_pin_mux_evm_rev1_0[] = {
821 {"gpmc_csn1.gpio1_30", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, 821 {"gpmc_csn1.gpio1_30", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
822 {"mcasp0_ahclkr.gpio3_17", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT}, 822 {"mcasp0_ahclkr.gpio3_17", OMAP_MUX_MODE7 | AM33XX_PIN_INPUT},
823 {"gpmc_csn2.gpio1_31", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT}, 823 {"gpmc_csn2.gpio1_31", OMAP_MUX_MODE7 | AM33XX_PIN_OUTPUT},
824 {NULL, 0}, 824 {NULL, 0},
825 }; 825 };
826 826
827 static int backlight_enable = false; 827 static int backlight_enable = false;
828 828
829 static void enable_ecap0(int evm_id, int profile) 829 static void enable_ecap0(int evm_id, int profile)
830 { 830 {
831 backlight_enable = true; 831 backlight_enable = true;
832 } 832 }
833 833
834 static int __init ecap0_init(void) 834 static int __init ecap0_init(void)
835 { 835 {
836 int status = 0; 836 int status = 0;
837 837
838 if (backlight_enable) { 838 if (backlight_enable) {
839 setup_pin_mux(ecap0_pin_mux); 839 setup_pin_mux(ecap0_pin_mux);
840 840
841 status = gpio_request(AM335X_LCD_BL_PIN, "lcd bl\n"); 841 status = gpio_request(AM335X_LCD_BL_PIN, "lcd bl\n");
842 if (status < 0) 842 if (status < 0)
843 pr_warn("Failed to request gpio for LCD backlight\n"); 843 pr_warn("Failed to request gpio for LCD backlight\n");
844 844
845 gpio_direction_output(AM335X_LCD_BL_PIN, 1); 845 gpio_direction_output(AM335X_LCD_BL_PIN, 1);
846 } 846 }
847 return status; 847 return status;
848 } 848 }
849 late_initcall(ecap0_init); 849 late_initcall(ecap0_init);
850 850
851 static int __init conf_disp_pll(int rate) 851 static int __init conf_disp_pll(int rate)
852 { 852 {
853 struct clk *disp_pll; 853 struct clk *disp_pll;
854 int ret = -EINVAL; 854 int ret = -EINVAL;
855 855
856 disp_pll = clk_get(NULL, "dpll_disp_ck"); 856 disp_pll = clk_get(NULL, "dpll_disp_ck");
857 if (IS_ERR(disp_pll)) { 857 if (IS_ERR(disp_pll)) {
858 pr_err("Cannot clk_get disp_pll\n"); 858 pr_err("Cannot clk_get disp_pll\n");
859 goto out; 859 goto out;
860 } 860 }
861 861
862 ret = clk_set_rate(disp_pll, rate); 862 ret = clk_set_rate(disp_pll, rate);
863 clk_put(disp_pll); 863 clk_put(disp_pll);
864 out: 864 out:
865 return ret; 865 return ret;
866 } 866 }
867 867
868 static void lcdc_init(int evm_id, int profile) 868 static void lcdc_init(int evm_id, int profile)
869 { 869 {
870 870
871 setup_pin_mux(lcdc_pin_mux); 871 setup_pin_mux(lcdc_pin_mux);
872 872
873 if (conf_disp_pll(300000000)) { 873 if (conf_disp_pll(300000000)) {
874 pr_info("Failed configure display PLL, not attempting to" 874 pr_info("Failed configure display PLL, not attempting to"
875 "register LCDC\n"); 875 "register LCDC\n");
876 return; 876 return;
877 } 877 }
878 878
879 if (am33xx_register_lcdc(&TFC_S9700RTWV35TR_01B_pdata)) 879 if (am33xx_register_lcdc(&TFC_S9700RTWV35TR_01B_pdata))
880 pr_info("Failed to register LCDC device\n"); 880 pr_info("Failed to register LCDC device\n");
881 return; 881 return;
882 } 882 }
883 883
884 static void tsc_init(int evm_id, int profile) 884 static void tsc_init(int evm_id, int profile)
885 { 885 {
886 int err; 886 int err;
887 887
888 if (gp_evm_revision == GP_EVM_REV_IS_1_1A) { 888 if (gp_evm_revision == GP_EVM_REV_IS_1_1A) {
889 am335x_touchscreen_data.analog_input = 1; 889 am335x_touchscreen_data.analog_input = 1;
890 pr_info("TSC connected to beta GP EVM\n"); 890 pr_info("TSC connected to beta GP EVM\n");
891 } else { 891 } else {
892 am335x_touchscreen_data.analog_input = 0; 892 am335x_touchscreen_data.analog_input = 0;
893 pr_info("TSC connected to alpha GP EVM\n"); 893 pr_info("TSC connected to alpha GP EVM\n");
894 } 894 }
895 setup_pin_mux(tsc_pin_mux); 895 setup_pin_mux(tsc_pin_mux);
896 err = platform_device_register(&tsc_device); 896 err = platform_device_register(&tsc_device);
897 if (err) 897 if (err)
898 pr_err("failed to register touchscreen device\n"); 898 pr_err("failed to register touchscreen device\n");
899 } 899 }
900 900
901 static void rgmii1_init(int evm_id, int profile) 901 static void rgmii1_init(int evm_id, int profile)
902 { 902 {
903 setup_pin_mux(rgmii1_pin_mux); 903 setup_pin_mux(rgmii1_pin_mux);
904 return; 904 return;
905 } 905 }
906 906
907 static void rgmii2_init(int evm_id, int profile) 907 static void rgmii2_init(int evm_id, int profile)
908 { 908 {
909 setup_pin_mux(rgmii2_pin_mux); 909 setup_pin_mux(rgmii2_pin_mux);
910 return; 910 return;
911 } 911 }
912 912
913 static void mii1_init(int evm_id, int profile) 913 static void mii1_init(int evm_id, int profile)
914 { 914 {
915 setup_pin_mux(mii1_pin_mux); 915 setup_pin_mux(mii1_pin_mux);
916 return; 916 return;
917 } 917 }
918 918
919 static void rmii1_init(int evm_id, int profile) 919 static void rmii1_init(int evm_id, int profile)
920 { 920 {
921 setup_pin_mux(rmii1_pin_mux); 921 setup_pin_mux(rmii1_pin_mux);
922 return; 922 return;
923 } 923 }
924 924
925 static void usb0_init(int evm_id, int profile) 925 static void usb0_init(int evm_id, int profile)
926 { 926 {
927 setup_pin_mux(usb0_pin_mux); 927 setup_pin_mux(usb0_pin_mux);
928 return; 928 return;
929 } 929 }
930 930
931 static void usb1_init(int evm_id, int profile) 931 static void usb1_init(int evm_id, int profile)
932 { 932 {
933 setup_pin_mux(usb1_pin_mux); 933 setup_pin_mux(usb1_pin_mux);
934 return; 934 return;
935 } 935 }
936 936
937 /* setup uart3 */ 937 /* setup uart3 */
938 static void uart3_init(int evm_id, int profile) 938 static void uart3_init(int evm_id, int profile)
939 { 939 {
940 setup_pin_mux(uart3_pin_mux); 940 setup_pin_mux(uart3_pin_mux);
941 return; 941 return;
942 } 942 }
943 943
944 /* NAND partition information */ 944 /* NAND partition information */
945 static struct mtd_partition am335x_nand_partitions[] = { 945 static struct mtd_partition am335x_nand_partitions[] = {
946 /* All the partition sizes are listed in terms of NAND block size */ 946 /* All the partition sizes are listed in terms of NAND block size */
947 { 947 {
948 .name = "SPL", 948 .name = "SPL",
949 .offset = 0, /* Offset = 0x0 */ 949 .offset = 0, /* Offset = 0x0 */
950 .size = SZ_128K, 950 .size = SZ_128K,
951 }, 951 },
952 { 952 {
953 .name = "SPL.backup1", 953 .name = "SPL.backup1",
954 .offset = MTDPART_OFS_APPEND, /* Offset = 0x20000 */ 954 .offset = MTDPART_OFS_APPEND, /* Offset = 0x20000 */
955 .size = SZ_128K, 955 .size = SZ_128K,
956 }, 956 },
957 { 957 {
958 .name = "SPL.backup2", 958 .name = "SPL.backup2",
959 .offset = MTDPART_OFS_APPEND, /* Offset = 0x40000 */ 959 .offset = MTDPART_OFS_APPEND, /* Offset = 0x40000 */
960 .size = SZ_128K, 960 .size = SZ_128K,
961 }, 961 },
962 { 962 {
963 .name = "SPL.backup3", 963 .name = "SPL.backup3",
964 .offset = MTDPART_OFS_APPEND, /* Offset = 0x60000 */ 964 .offset = MTDPART_OFS_APPEND, /* Offset = 0x60000 */
965 .size = SZ_128K, 965 .size = SZ_128K,
966 }, 966 },
967 { 967 {
968 .name = "U-Boot", 968 .name = "U-Boot",
969 .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */ 969 .offset = MTDPART_OFS_APPEND, /* Offset = 0x80000 */
970 .size = 15 * SZ_128K, 970 .size = 15 * SZ_128K,
971 }, 971 },
972 { 972 {
973 .name = "U-Boot Env", 973 .name = "U-Boot Env",
974 .offset = MTDPART_OFS_APPEND, /* Offset = 0x260000 */ 974 .offset = MTDPART_OFS_APPEND, /* Offset = 0x260000 */
975 .size = 1 * SZ_128K, 975 .size = 1 * SZ_128K,
976 }, 976 },
977 { 977 {
978 .name = "Kernel", 978 .name = "Kernel",
979 .offset = MTDPART_OFS_APPEND, /* Offset = 0x280000 */ 979 .offset = MTDPART_OFS_APPEND, /* Offset = 0x280000 */
980 .size = 40 * SZ_128K, 980 .size = 40 * SZ_128K,
981 }, 981 },
982 { 982 {
983 .name = "File System", 983 .name = "File System",
984 .offset = MTDPART_OFS_APPEND, /* Offset = 0x780000 */ 984 .offset = MTDPART_OFS_APPEND, /* Offset = 0x780000 */
985 .size = MTDPART_SIZ_FULL, 985 .size = MTDPART_SIZ_FULL,
986 }, 986 },
987 }; 987 };
988 988
989 /* SPI 0/1 Platform Data */ 989 /* SPI 0/1 Platform Data */
990 /* SPI flash information */ 990 /* SPI flash information */
991 static struct mtd_partition am335x_spi_partitions[] = { 991 static struct mtd_partition am335x_spi_partitions[] = {
992 /* All the partition sizes are listed in terms of erase size */ 992 /* All the partition sizes are listed in terms of erase size */
993 { 993 {
994 .name = "U-Boot-min", 994 .name = "U-Boot-min",
995 .offset = 0, 995 .offset = 0,
996 .size = SZ_128K, 996 .size = SZ_128K,
997 .mask_flags = MTD_WRITEABLE, /* force read-only */ 997 .mask_flags = MTD_WRITEABLE, /* force read-only */
998 }, 998 },
999 { 999 {
1000 .name = "U-Boot", 1000 .name = "U-Boot",
1001 .offset = MTDPART_OFS_APPEND, 1001 .offset = MTDPART_OFS_APPEND,
1002 .size = 2 * SZ_128K, 1002 .size = 2 * SZ_128K,
1003 .mask_flags = MTD_WRITEABLE, /* force read-only */ 1003 .mask_flags = MTD_WRITEABLE, /* force read-only */
1004 }, 1004 },
1005 { 1005 {
1006 .name = "U-Boot Env", 1006 .name = "U-Boot Env",
1007 .offset = MTDPART_OFS_APPEND, 1007 .offset = MTDPART_OFS_APPEND,
1008 .size = 2 * SZ_4K, 1008 .size = 2 * SZ_4K,
1009 }, 1009 },
1010 { 1010 {
1011 .name = "Kernel", 1011 .name = "Kernel",
1012 .offset = MTDPART_OFS_APPEND, 1012 .offset = MTDPART_OFS_APPEND,
1013 .size = 28 * SZ_128K, 1013 .size = 28 * SZ_128K,
1014 }, 1014 },
1015 { 1015 {
1016 .name = "File System", 1016 .name = "File System",
1017 .offset = MTDPART_OFS_APPEND, 1017 .offset = MTDPART_OFS_APPEND,
1018 .size = MTDPART_SIZ_FULL, /* size ~= 1.1 MiB */ 1018 .size = MTDPART_SIZ_FULL, /* size ~= 1.1 MiB */
1019 } 1019 }
1020 }; 1020 };
1021 1021
1022 static const struct flash_platform_data am335x_spi_flash = { 1022 static const struct flash_platform_data am335x_spi_flash = {
1023 .type = "w25q64", 1023 .type = "w25q64",
1024 .name = "spi_flash", 1024 .name = "spi_flash",
1025 .parts = am335x_spi_partitions, 1025 .parts = am335x_spi_partitions,
1026 .nr_parts = ARRAY_SIZE(am335x_spi_partitions), 1026 .nr_parts = ARRAY_SIZE(am335x_spi_partitions),
1027 }; 1027 };
1028 1028
1029 /* 1029 /*
1030 * SPI Flash works at 80Mhz however SPI Controller works at 48MHz. 1030 * SPI Flash works at 80Mhz however SPI Controller works at 48MHz.
1031 * So setup Max speed to be less than that of Controller speed 1031 * So setup Max speed to be less than that of Controller speed
1032 */ 1032 */
1033 static struct spi_board_info am335x_spi0_slave_info[] = { 1033 static struct spi_board_info am335x_spi0_slave_info[] = {
1034 { 1034 {
1035 .modalias = "m25p80", 1035 .modalias = "m25p80",
1036 .platform_data = &am335x_spi_flash, 1036 .platform_data = &am335x_spi_flash,
1037 .irq = -1, 1037 .irq = -1,
1038 .max_speed_hz = 24000000, 1038 .max_speed_hz = 24000000,
1039 .bus_num = 1, 1039 .bus_num = 1,
1040 .chip_select = 0, 1040 .chip_select = 0,
1041 }, 1041 },
1042 }; 1042 };
1043 1043
1044 static struct spi_board_info am335x_spi1_slave_info[] = { 1044 static struct spi_board_info am335x_spi1_slave_info[] = {
1045 { 1045 {
1046 .modalias = "m25p80", 1046 .modalias = "m25p80",
1047 .platform_data = &am335x_spi_flash, 1047 .platform_data = &am335x_spi_flash,
1048 .irq = -1, 1048 .irq = -1,
1049 .max_speed_hz = 12000000, 1049 .max_speed_hz = 12000000,
1050 .bus_num = 2, 1050 .bus_num = 2,
1051 .chip_select = 0, 1051 .chip_select = 0,
1052 }, 1052 },
1053 }; 1053 };
1054 1054
1055 static void evm_nand_init(int evm_id, int profile) 1055 static void evm_nand_init(int evm_id, int profile)
1056 { 1056 {
1057 setup_pin_mux(nand_pin_mux); 1057 setup_pin_mux(nand_pin_mux);
1058 board_nand_init(am335x_nand_partitions, 1058 board_nand_init(am335x_nand_partitions,
1059 ARRAY_SIZE(am335x_nand_partitions), 0, 0); 1059 ARRAY_SIZE(am335x_nand_partitions), 0, 0);
1060 } 1060 }
1061 1061
1062 static struct lis3lv02d_platform_data lis331dlh_pdata = { 1062 static struct lis3lv02d_platform_data lis331dlh_pdata = {
1063 .click_flags = LIS3_CLICK_SINGLE_X | 1063 .click_flags = LIS3_CLICK_SINGLE_X |
1064 LIS3_CLICK_SINGLE_Y | 1064 LIS3_CLICK_SINGLE_Y |
1065 LIS3_CLICK_SINGLE_Z, 1065 LIS3_CLICK_SINGLE_Z,
1066 .wakeup_flags = LIS3_WAKEUP_X_LO | LIS3_WAKEUP_X_HI | 1066 .wakeup_flags = LIS3_WAKEUP_X_LO | LIS3_WAKEUP_X_HI |
1067 LIS3_WAKEUP_Y_LO | LIS3_WAKEUP_Y_HI | 1067 LIS3_WAKEUP_Y_LO | LIS3_WAKEUP_Y_HI |
1068 LIS3_WAKEUP_Z_LO | LIS3_WAKEUP_Z_HI, 1068 LIS3_WAKEUP_Z_LO | LIS3_WAKEUP_Z_HI,
1069 .irq_cfg = LIS3_IRQ1_CLICK | LIS3_IRQ2_CLICK, 1069 .irq_cfg = LIS3_IRQ1_CLICK | LIS3_IRQ2_CLICK,
1070 .wakeup_thresh = 10, 1070 .wakeup_thresh = 10,
1071 .click_thresh_x = 10, 1071 .click_thresh_x = 10,
1072 .click_thresh_y = 10, 1072 .click_thresh_y = 10,
1073 .click_thresh_z = 10, 1073 .click_thresh_z = 10,
1074 .g_range = 2, 1074 .g_range = 2,
1075 .st_min_limits[0] = 120, 1075 .st_min_limits[0] = 120,
1076 .st_min_limits[1] = 120, 1076 .st_min_limits[1] = 120,
1077 .st_min_limits[2] = 140, 1077 .st_min_limits[2] = 140,
1078 .st_max_limits[0] = 550, 1078 .st_max_limits[0] = 550,
1079 .st_max_limits[1] = 550, 1079 .st_max_limits[1] = 550,
1080 .st_max_limits[2] = 750, 1080 .st_max_limits[2] = 750,
1081 }; 1081 };
1082 1082
1083 static struct i2c_board_info am335x_i2c_boardinfo1[] = { 1083 static struct i2c_board_info am335x_i2c_boardinfo1[] = {
1084 { 1084 {
1085 I2C_BOARD_INFO("tlv320aic3x", 0x1b), 1085 I2C_BOARD_INFO("tlv320aic3x", 0x1b),
1086 }, 1086 },
1087 { 1087 {
1088 I2C_BOARD_INFO("lis331dlh", 0x18), 1088 I2C_BOARD_INFO("lis331dlh", 0x18),
1089 .platform_data = &lis331dlh_pdata, 1089 .platform_data = &lis331dlh_pdata,
1090 }, 1090 },
1091 { 1091 {
1092 I2C_BOARD_INFO("tsl2550", 0x39), 1092 I2C_BOARD_INFO("tsl2550", 0x39),
1093 }, 1093 },
1094 { 1094 {
1095 I2C_BOARD_INFO("tmp275", 0x48), 1095 I2C_BOARD_INFO("tmp275", 0x48),
1096 }, 1096 },
1097 }; 1097 };
1098 1098
1099 static void i2c1_init(int evm_id, int profile) 1099 static void i2c1_init(int evm_id, int profile)
1100 { 1100 {
1101 setup_pin_mux(i2c1_pin_mux); 1101 setup_pin_mux(i2c1_pin_mux);
1102 omap_register_i2c_bus(2, 100, am335x_i2c_boardinfo1, 1102 omap_register_i2c_bus(2, 100, am335x_i2c_boardinfo1,
1103 ARRAY_SIZE(am335x_i2c_boardinfo1)); 1103 ARRAY_SIZE(am335x_i2c_boardinfo1));
1104 return; 1104 return;
1105 } 1105 }
1106 1106
1107 /* Setup McASP 1 */ 1107 /* Setup McASP 1 */
1108 static void mcasp1_init(int evm_id, int profile) 1108 static void mcasp1_init(int evm_id, int profile)
1109 { 1109 {
1110 /* Configure McASP */ 1110 /* Configure McASP */
1111 setup_pin_mux(mcasp1_pin_mux); 1111 setup_pin_mux(mcasp1_pin_mux);
1112 am335x_register_mcasp1(&am335x_evm_snd_data1); 1112 am335x_register_mcasp1(&am335x_evm_snd_data1);
1113 return; 1113 return;
1114 } 1114 }
1115 1115
1116 static void mmc1_init(int evm_id, int profile) 1116 static void mmc1_init(int evm_id, int profile)
1117 { 1117 {
1118 setup_pin_mux(mmc1_pin_mux); 1118 setup_pin_mux(mmc1_pin_mux);
1119 1119
1120 am335x_mmc[1].mmc = 2; 1120 am335x_mmc[1].mmc = 2;
1121 am335x_mmc[1].caps = MMC_CAP_4_BIT_DATA; 1121 am335x_mmc[1].caps = MMC_CAP_4_BIT_DATA;
1122 am335x_mmc[1].gpio_cd = GPIO_TO_PIN(2, 2); 1122 am335x_mmc[1].gpio_cd = GPIO_TO_PIN(2, 2);
1123 am335x_mmc[1].gpio_wp = GPIO_TO_PIN(1, 29); 1123 am335x_mmc[1].gpio_wp = GPIO_TO_PIN(1, 29);
1124 am335x_mmc[1].ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34; /* 3V3 */ 1124 am335x_mmc[1].ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34; /* 3V3 */
1125 1125
1126 /* mmc will be initialized when mmc0_init is called */ 1126 /* mmc will be initialized when mmc0_init is called */
1127 return; 1127 return;
1128 } 1128 }
1129 1129
1130 static void mmc2_wl12xx_init(int evm_id, int profile) 1130 static void mmc2_wl12xx_init(int evm_id, int profile)
1131 { 1131 {
1132 setup_pin_mux(mmc2_wl12xx_pin_mux); 1132 setup_pin_mux(mmc2_wl12xx_pin_mux);
1133 1133
1134 am335x_mmc[1].mmc = 3; 1134 am335x_mmc[1].mmc = 3;
1135 am335x_mmc[1].name = "wl1271"; 1135 am335x_mmc[1].name = "wl1271";
1136 am335x_mmc[1].caps = MMC_CAP_4_BIT_DATA | MMC_CAP_POWER_OFF_CARD 1136 am335x_mmc[1].caps = MMC_CAP_4_BIT_DATA | MMC_CAP_POWER_OFF_CARD
1137 | MMC_PM_KEEP_POWER; 1137 | MMC_PM_KEEP_POWER;
1138 am335x_mmc[1].nonremovable = true; 1138 am335x_mmc[1].nonremovable = true;
1139 am335x_mmc[1].gpio_cd = -EINVAL; 1139 am335x_mmc[1].gpio_cd = -EINVAL;
1140 am335x_mmc[1].gpio_wp = -EINVAL; 1140 am335x_mmc[1].gpio_wp = -EINVAL;
1141 am335x_mmc[1].ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34; /* 3V3 */ 1141 am335x_mmc[1].ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34; /* 3V3 */
1142 1142
1143 /* mmc will be initialized when mmc0_init is called */ 1143 /* mmc will be initialized when mmc0_init is called */
1144 return; 1144 return;
1145 } 1145 }
1146 1146
1147 static void uart1_wl12xx_init(int evm_id, int profile) 1147 static void uart1_wl12xx_init(int evm_id, int profile)
1148 { 1148 {
1149 setup_pin_mux(uart1_wl12xx_pin_mux); 1149 setup_pin_mux(uart1_wl12xx_pin_mux);
1150 } 1150 }
1151 1151
1152 static void wl12xx_bluetooth_enable(void) 1152 static void wl12xx_bluetooth_enable(void)
1153 { 1153 {
1154 int status = gpio_request(am335xevm_wlan_data.bt_enable_gpio, 1154 int status = gpio_request(am335xevm_wlan_data.bt_enable_gpio,
1155 "bt_en\n"); 1155 "bt_en\n");
1156 if (status < 0) 1156 if (status < 0)
1157 pr_err("Failed to request gpio for bt_enable"); 1157 pr_err("Failed to request gpio for bt_enable");
1158 1158
1159 pr_info("Configure Bluetooth Enable pin...\n"); 1159 pr_info("Configure Bluetooth Enable pin...\n");
1160 gpio_direction_output(am335xevm_wlan_data.bt_enable_gpio, 0); 1160 gpio_direction_output(am335xevm_wlan_data.bt_enable_gpio, 0);
1161 } 1161 }
1162 1162
1163 static int wl12xx_set_power(struct device *dev, int slot, int on, int vdd) 1163 static int wl12xx_set_power(struct device *dev, int slot, int on, int vdd)
1164 { 1164 {
1165 if (on) { 1165 if (on) {
1166 gpio_set_value(am335xevm_wlan_data.wlan_enable_gpio, 1); 1166 gpio_set_value(am335xevm_wlan_data.wlan_enable_gpio, 1);
1167 mdelay(70); 1167 mdelay(70);
1168 } 1168 }
1169 else 1169 else
1170 gpio_set_value(am335xevm_wlan_data.wlan_enable_gpio, 0); 1170 gpio_set_value(am335xevm_wlan_data.wlan_enable_gpio, 0);
1171 1171
1172 return 0; 1172 return 0;
1173 } 1173 }
1174 1174
1175 static void wl12xx_init(int evm_id, int profile) 1175 static void wl12xx_init(int evm_id, int profile)
1176 { 1176 {
1177 struct device *dev; 1177 struct device *dev;
1178 struct omap_mmc_platform_data *pdata; 1178 struct omap_mmc_platform_data *pdata;
1179 int ret; 1179 int ret;
1180 1180
1181 /* Register WLAN and BT enable pins based on the evm board revision */ 1181 /* Register WLAN and BT enable pins based on the evm board revision */
1182 if (gp_evm_revision == GP_EVM_REV_IS_1_1A) { 1182 if (gp_evm_revision == GP_EVM_REV_IS_1_1A) {
1183 am335xevm_wlan_data.wlan_enable_gpio = GPIO_TO_PIN(1, 16); 1183 am335xevm_wlan_data.wlan_enable_gpio = GPIO_TO_PIN(1, 16);
1184 am335xevm_wlan_data.bt_enable_gpio = GPIO_TO_PIN(3, 21); 1184 am335xevm_wlan_data.bt_enable_gpio = GPIO_TO_PIN(3, 21);
1185 } 1185 }
1186 else { 1186 else {
1187 am335xevm_wlan_data.wlan_enable_gpio = GPIO_TO_PIN(1, 30); 1187 am335xevm_wlan_data.wlan_enable_gpio = GPIO_TO_PIN(1, 30);
1188 am335xevm_wlan_data.bt_enable_gpio = GPIO_TO_PIN(1, 31); 1188 am335xevm_wlan_data.bt_enable_gpio = GPIO_TO_PIN(1, 31);
1189 } 1189 }
1190 1190
1191 wl12xx_bluetooth_enable(); 1191 wl12xx_bluetooth_enable();
1192 1192
1193 if (wl12xx_set_platform_data(&am335xevm_wlan_data)) 1193 if (wl12xx_set_platform_data(&am335xevm_wlan_data))
1194 pr_err("error setting wl12xx data\n"); 1194 pr_err("error setting wl12xx data\n");
1195 1195
1196 dev = am335x_mmc[1].dev; 1196 dev = am335x_mmc[1].dev;
1197 if (!dev) { 1197 if (!dev) {
1198 pr_err("wl12xx mmc device initialization failed\n"); 1198 pr_err("wl12xx mmc device initialization failed\n");
1199 goto out; 1199 goto out;
1200 } 1200 }
1201 1201
1202 pdata = dev->platform_data; 1202 pdata = dev->platform_data;
1203 if (!pdata) { 1203 if (!pdata) {
1204 pr_err("Platfrom data of wl12xx device not set\n"); 1204 pr_err("Platfrom data of wl12xx device not set\n");
1205 goto out; 1205 goto out;
1206 } 1206 }
1207 1207
1208 ret = gpio_request_one(am335xevm_wlan_data.wlan_enable_gpio, 1208 ret = gpio_request_one(am335xevm_wlan_data.wlan_enable_gpio,
1209 GPIOF_OUT_INIT_LOW, "wlan_en"); 1209 GPIOF_OUT_INIT_LOW, "wlan_en");
1210 if (ret) { 1210 if (ret) {
1211 pr_err("Error requesting wlan enable gpio: %d\n", ret); 1211 pr_err("Error requesting wlan enable gpio: %d\n", ret);
1212 goto out; 1212 goto out;
1213 } 1213 }
1214 1214
1215 if (gp_evm_revision == GP_EVM_REV_IS_1_1A) 1215 if (gp_evm_revision == GP_EVM_REV_IS_1_1A)
1216 setup_pin_mux(wl12xx_pin_mux_evm_rev1_1a); 1216 setup_pin_mux(wl12xx_pin_mux_evm_rev1_1a);
1217 else 1217 else
1218 setup_pin_mux(wl12xx_pin_mux_evm_rev1_0); 1218 setup_pin_mux(wl12xx_pin_mux_evm_rev1_0);
1219 1219
1220 pdata->slots[0].set_power = wl12xx_set_power; 1220 pdata->slots[0].set_power = wl12xx_set_power;
1221 out: 1221 out:
1222 return; 1222 return;
1223 } 1223 }
1224 1224
1225 static void d_can_init(int evm_id, int profile) 1225 static void d_can_init(int evm_id, int profile)
1226 { 1226 {
1227 switch (evm_id) { 1227 switch (evm_id) {
1228 case IND_AUT_MTR_EVM: 1228 case IND_AUT_MTR_EVM:
1229 if ((profile == PROFILE_0) || (profile == PROFILE_1)) { 1229 if ((profile == PROFILE_0) || (profile == PROFILE_1)) {
1230 setup_pin_mux(d_can_ia_pin_mux); 1230 setup_pin_mux(d_can_ia_pin_mux);
1231 /* Instance Zero */ 1231 /* Instance Zero */
1232 am33xx_d_can_init(0); 1232 am33xx_d_can_init(0);
1233 } 1233 }
1234 break; 1234 break;
1235 case GEN_PURP_EVM: 1235 case GEN_PURP_EVM:
1236 if (profile == PROFILE_1) { 1236 if (profile == PROFILE_1) {
1237 setup_pin_mux(d_can_gp_pin_mux); 1237 setup_pin_mux(d_can_gp_pin_mux);
1238 /* Instance One */ 1238 /* Instance One */
1239 am33xx_d_can_init(1); 1239 am33xx_d_can_init(1);
1240 } 1240 }
1241 break; 1241 break;
1242 default: 1242 default:
1243 break; 1243 break;
1244 } 1244 }
1245 } 1245 }
1246 1246
1247 static void mmc0_init(int evm_id, int profile) 1247 static void mmc0_init(int evm_id, int profile)
1248 { 1248 {
1249 setup_pin_mux(mmc0_pin_mux); 1249 setup_pin_mux(mmc0_pin_mux);
1250 1250
1251 omap2_hsmmc_init(am335x_mmc); 1251 omap2_hsmmc_init(am335x_mmc);
1252 return; 1252 return;
1253 } 1253 }
1254 1254
1255 static void mmc0_no_cd_init(int evm_id, int profile) 1255 static void mmc0_no_cd_init(int evm_id, int profile)
1256 { 1256 {
1257 setup_pin_mux(mmc0_no_cd_pin_mux); 1257 setup_pin_mux(mmc0_no_cd_pin_mux);
1258 1258
1259 omap2_hsmmc_init(am335x_mmc); 1259 omap2_hsmmc_init(am335x_mmc);
1260 return; 1260 return;
1261 } 1261 }
1262 1262
1263 1263
1264 /* setup spi0 */ 1264 /* setup spi0 */
1265 static void spi0_init(int evm_id, int profile) 1265 static void spi0_init(int evm_id, int profile)
1266 { 1266 {
1267 setup_pin_mux(spi0_pin_mux); 1267 setup_pin_mux(spi0_pin_mux);
1268 spi_register_board_info(am335x_spi0_slave_info, 1268 spi_register_board_info(am335x_spi0_slave_info,
1269 ARRAY_SIZE(am335x_spi0_slave_info)); 1269 ARRAY_SIZE(am335x_spi0_slave_info));
1270 return; 1270 return;
1271 } 1271 }
1272 1272
1273 /* setup spi1 */ 1273 /* setup spi1 */
1274 static void spi1_init(int evm_id, int profile) 1274 static void spi1_init(int evm_id, int profile)
1275 { 1275 {
1276 setup_pin_mux(spi1_pin_mux); 1276 setup_pin_mux(spi1_pin_mux);
1277 spi_register_board_info(am335x_spi1_slave_info, 1277 spi_register_board_info(am335x_spi1_slave_info,
1278 ARRAY_SIZE(am335x_spi1_slave_info)); 1278 ARRAY_SIZE(am335x_spi1_slave_info));
1279 return; 1279 return;
1280 } 1280 }
1281 1281
1282 1282
1283 static int beaglebone_phy_fixup(struct phy_device *phydev) 1283 static int beaglebone_phy_fixup(struct phy_device *phydev)
1284 { 1284 {
1285 phydev->supported &= ~(SUPPORTED_100baseT_Half | 1285 phydev->supported &= ~(SUPPORTED_100baseT_Half |
1286 SUPPORTED_100baseT_Full); 1286 SUPPORTED_100baseT_Full);
1287 1287
1288 return 0; 1288 return 0;
1289 } 1289 }
1290 1290
1291 #ifdef CONFIG_TLK110_WORKAROUND 1291 #ifdef CONFIG_TLK110_WORKAROUND
1292 static int am335x_tlk110_phy_fixup(struct phy_device *phydev) 1292 static int am335x_tlk110_phy_fixup(struct phy_device *phydev)
1293 { 1293 {
1294 unsigned int val; 1294 unsigned int val;
1295 1295
1296 /* This is done as a workaround to support TLK110 rev1.0 phy */ 1296 /* This is done as a workaround to support TLK110 rev1.0 phy */
1297 val = phy_read(phydev, TLK110_COARSEGAIN_REG); 1297 val = phy_read(phydev, TLK110_COARSEGAIN_REG);
1298 phy_write(phydev, TLK110_COARSEGAIN_REG, (val | TLK110_COARSEGAIN_VAL)); 1298 phy_write(phydev, TLK110_COARSEGAIN_REG, (val | TLK110_COARSEGAIN_VAL));
1299 1299
1300 val = phy_read(phydev, TLK110_LPFHPF_REG); 1300 val = phy_read(phydev, TLK110_LPFHPF_REG);
1301 phy_write(phydev, TLK110_LPFHPF_REG, (val | TLK110_LPFHPF_VAL)); 1301 phy_write(phydev, TLK110_LPFHPF_REG, (val | TLK110_LPFHPF_VAL));
1302 1302
1303 val = phy_read(phydev, TLK110_SPAREANALOG_REG); 1303 val = phy_read(phydev, TLK110_SPAREANALOG_REG);
1304 phy_write(phydev, TLK110_SPAREANALOG_REG, (val | TLK110_SPANALOG_VAL)); 1304 phy_write(phydev, TLK110_SPAREANALOG_REG, (val | TLK110_SPANALOG_VAL));
1305 1305
1306 val = phy_read(phydev, TLK110_VRCR_REG); 1306 val = phy_read(phydev, TLK110_VRCR_REG);
1307 phy_write(phydev, TLK110_VRCR_REG, (val | TLK110_VRCR_VAL)); 1307 phy_write(phydev, TLK110_VRCR_REG, (val | TLK110_VRCR_VAL));
1308 1308
1309 val = phy_read(phydev, TLK110_SETFFE_REG); 1309 val = phy_read(phydev, TLK110_SETFFE_REG);
1310 phy_write(phydev, TLK110_SETFFE_REG, (val | TLK110_SETFFE_VAL)); 1310 phy_write(phydev, TLK110_SETFFE_REG, (val | TLK110_SETFFE_VAL));
1311 1311
1312 val = phy_read(phydev, TLK110_FTSP_REG); 1312 val = phy_read(phydev, TLK110_FTSP_REG);
1313 phy_write(phydev, TLK110_FTSP_REG, (val | TLK110_FTSP_VAL)); 1313 phy_write(phydev, TLK110_FTSP_REG, (val | TLK110_FTSP_VAL));
1314 1314
1315 val = phy_read(phydev, TLK110_ALFATPIDL_REG); 1315 val = phy_read(phydev, TLK110_ALFATPIDL_REG);
1316 phy_write(phydev, TLK110_ALFATPIDL_REG, (val | TLK110_ALFATPIDL_VAL)); 1316 phy_write(phydev, TLK110_ALFATPIDL_REG, (val | TLK110_ALFATPIDL_VAL));
1317 1317
1318 val = phy_read(phydev, TLK110_PSCOEF21_REG); 1318 val = phy_read(phydev, TLK110_PSCOEF21_REG);
1319 phy_write(phydev, TLK110_PSCOEF21_REG, (val | TLK110_PSCOEF21_VAL)); 1319 phy_write(phydev, TLK110_PSCOEF21_REG, (val | TLK110_PSCOEF21_VAL));
1320 1320
1321 val = phy_read(phydev, TLK110_PSCOEF3_REG); 1321 val = phy_read(phydev, TLK110_PSCOEF3_REG);
1322 phy_write(phydev, TLK110_PSCOEF3_REG, (val | TLK110_PSCOEF3_VAL)); 1322 phy_write(phydev, TLK110_PSCOEF3_REG, (val | TLK110_PSCOEF3_VAL));
1323 1323
1324 val = phy_read(phydev, TLK110_ALFAFACTOR1_REG); 1324 val = phy_read(phydev, TLK110_ALFAFACTOR1_REG);
1325 phy_write(phydev, TLK110_ALFAFACTOR1_REG, (val | TLK110_ALFACTOR1_VAL)); 1325 phy_write(phydev, TLK110_ALFAFACTOR1_REG, (val | TLK110_ALFACTOR1_VAL));
1326 1326
1327 val = phy_read(phydev, TLK110_ALFAFACTOR2_REG); 1327 val = phy_read(phydev, TLK110_ALFAFACTOR2_REG);
1328 phy_write(phydev, TLK110_ALFAFACTOR2_REG, (val | TLK110_ALFACTOR2_VAL)); 1328 phy_write(phydev, TLK110_ALFAFACTOR2_REG, (val | TLK110_ALFACTOR2_VAL));
1329 1329
1330 val = phy_read(phydev, TLK110_CFGPS_REG); 1330 val = phy_read(phydev, TLK110_CFGPS_REG);
1331 phy_write(phydev, TLK110_CFGPS_REG, (val | TLK110_CFGPS_VAL)); 1331 phy_write(phydev, TLK110_CFGPS_REG, (val | TLK110_CFGPS_VAL));
1332 1332
1333 val = phy_read(phydev, TLK110_FTSPTXGAIN_REG); 1333 val = phy_read(phydev, TLK110_FTSPTXGAIN_REG);
1334 phy_write(phydev, TLK110_FTSPTXGAIN_REG, (val | TLK110_FTSPTXGAIN_VAL)); 1334 phy_write(phydev, TLK110_FTSPTXGAIN_REG, (val | TLK110_FTSPTXGAIN_VAL));
1335 1335
1336 val = phy_read(phydev, TLK110_SWSCR3_REG); 1336 val = phy_read(phydev, TLK110_SWSCR3_REG);
1337 phy_write(phydev, TLK110_SWSCR3_REG, (val | TLK110_SWSCR3_VAL)); 1337 phy_write(phydev, TLK110_SWSCR3_REG, (val | TLK110_SWSCR3_VAL));
1338 1338
1339 val = phy_read(phydev, TLK110_SCFALLBACK_REG); 1339 val = phy_read(phydev, TLK110_SCFALLBACK_REG);
1340 phy_write(phydev, TLK110_SCFALLBACK_REG, (val | TLK110_SCFALLBACK_VAL)); 1340 phy_write(phydev, TLK110_SCFALLBACK_REG, (val | TLK110_SCFALLBACK_VAL));
1341 1341
1342 val = phy_read(phydev, TLK110_PHYRCR_REG); 1342 val = phy_read(phydev, TLK110_PHYRCR_REG);
1343 phy_write(phydev, TLK110_PHYRCR_REG, (val | TLK110_PHYRCR_VAL)); 1343 phy_write(phydev, TLK110_PHYRCR_REG, (val | TLK110_PHYRCR_VAL));
1344 1344
1345 return 0; 1345 return 0;
1346 } 1346 }
1347 #endif 1347 #endif
1348 1348
1349 static void profibus_init(int evm_id, int profile) 1349 static void profibus_init(int evm_id, int profile)
1350 { 1350 {
1351 setup_pin_mux(profibus_pin_mux); 1351 setup_pin_mux(profibus_pin_mux);
1352 return; 1352 return;
1353 } 1353 }
1354 1354
1355 /* Low-Cost EVM */ 1355 /* Low-Cost EVM */
1356 static struct evm_dev_cfg low_cost_evm_dev_cfg[] = { 1356 static struct evm_dev_cfg low_cost_evm_dev_cfg[] = {
1357 {rgmii1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1357 {rgmii1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1358 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1358 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1359 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1359 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1360 {evm_nand_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1360 {evm_nand_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1361 {NULL, 0, 0}, 1361 {NULL, 0, 0},
1362 }; 1362 };
1363 1363
1364 /* General Purpose EVM */ 1364 /* General Purpose EVM */
1365 static struct evm_dev_cfg gen_purp_evm_dev_cfg[] = { 1365 static struct evm_dev_cfg gen_purp_evm_dev_cfg[] = {
1366 {enable_ecap0, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_1 | 1366 {enable_ecap0, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_1 |
1367 PROFILE_2 | PROFILE_7) }, 1367 PROFILE_2 | PROFILE_7) },
1368 {lcdc_init, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_1 | 1368 {lcdc_init, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_1 |
1369 PROFILE_2 | PROFILE_7) }, 1369 PROFILE_2 | PROFILE_7) },
1370 {tsc_init, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_1 | 1370 {tsc_init, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_1 |
1371 PROFILE_2 | PROFILE_7) }, 1371 PROFILE_2 | PROFILE_7) },
1372 {rgmii1_init, DEV_ON_BASEBOARD, PROFILE_ALL}, 1372 {rgmii1_init, DEV_ON_BASEBOARD, PROFILE_ALL},
1373 {rgmii2_init, DEV_ON_DGHTR_BRD, (PROFILE_1 | PROFILE_2 | 1373 {rgmii2_init, DEV_ON_DGHTR_BRD, (PROFILE_1 | PROFILE_2 |
1374 PROFILE_4 | PROFILE_6) }, 1374 PROFILE_4 | PROFILE_6) },
1375 {usb0_init, DEV_ON_BASEBOARD, PROFILE_ALL}, 1375 {usb0_init, DEV_ON_BASEBOARD, PROFILE_ALL},
1376 {usb1_init, DEV_ON_BASEBOARD, PROFILE_ALL}, 1376 {usb1_init, DEV_ON_BASEBOARD, PROFILE_ALL},
1377 {evm_nand_init, DEV_ON_DGHTR_BRD, 1377 {evm_nand_init, DEV_ON_DGHTR_BRD,
1378 (PROFILE_ALL & ~PROFILE_2 & ~PROFILE_3)}, 1378 (PROFILE_ALL & ~PROFILE_2 & ~PROFILE_3)},
1379 {i2c1_init, DEV_ON_DGHTR_BRD, (PROFILE_ALL & ~PROFILE_2)}, 1379 {i2c1_init, DEV_ON_DGHTR_BRD, (PROFILE_ALL & ~PROFILE_2)},
1380 {mcasp1_init, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_3 | PROFILE_7) }, 1380 {mcasp1_init, DEV_ON_DGHTR_BRD, (PROFILE_0 | PROFILE_3 | PROFILE_7) },
1381 {mmc1_init, DEV_ON_DGHTR_BRD, PROFILE_2}, 1381 {mmc1_init, DEV_ON_DGHTR_BRD, PROFILE_2},
1382 {mmc2_wl12xx_init, DEV_ON_BASEBOARD, (PROFILE_0 | PROFILE_3 | 1382 {mmc2_wl12xx_init, DEV_ON_BASEBOARD, (PROFILE_0 | PROFILE_3 |
1383 PROFILE_5)}, 1383 PROFILE_5)},
1384 {mmc0_init, DEV_ON_BASEBOARD, (PROFILE_ALL & ~PROFILE_5)}, 1384 {mmc0_init, DEV_ON_BASEBOARD, (PROFILE_ALL & ~PROFILE_5)},
1385 {mmc0_no_cd_init, DEV_ON_BASEBOARD, PROFILE_5}, 1385 {mmc0_no_cd_init, DEV_ON_BASEBOARD, PROFILE_5},
1386 {spi0_init, DEV_ON_DGHTR_BRD, PROFILE_2}, 1386 {spi0_init, DEV_ON_DGHTR_BRD, PROFILE_2},
1387 {uart1_wl12xx_init, DEV_ON_BASEBOARD, (PROFILE_0 | PROFILE_3 | 1387 {uart1_wl12xx_init, DEV_ON_BASEBOARD, (PROFILE_0 | PROFILE_3 |
1388 PROFILE_5)}, 1388 PROFILE_5)},
1389 {wl12xx_init, DEV_ON_BASEBOARD, (PROFILE_0 | PROFILE_3 | PROFILE_5)}, 1389 {wl12xx_init, DEV_ON_BASEBOARD, (PROFILE_0 | PROFILE_3 | PROFILE_5)},
1390 {d_can_init, DEV_ON_DGHTR_BRD, PROFILE_1}, 1390 {d_can_init, DEV_ON_DGHTR_BRD, PROFILE_1},
1391 {matrix_keypad_init, DEV_ON_DGHTR_BRD, PROFILE_0}, 1391 {matrix_keypad_init, DEV_ON_DGHTR_BRD, PROFILE_0},
1392 {volume_keys_init, DEV_ON_DGHTR_BRD, PROFILE_0}, 1392 {volume_keys_init, DEV_ON_DGHTR_BRD, PROFILE_0},
1393 {NULL, 0, 0}, 1393 {NULL, 0, 0},
1394 }; 1394 };
1395 1395
1396 /* Industrial Auto Motor Control EVM */ 1396 /* Industrial Auto Motor Control EVM */
1397 static struct evm_dev_cfg ind_auto_mtrl_evm_dev_cfg[] = { 1397 static struct evm_dev_cfg ind_auto_mtrl_evm_dev_cfg[] = {
1398 {mii1_init, DEV_ON_DGHTR_BRD, PROFILE_ALL}, 1398 {mii1_init, DEV_ON_DGHTR_BRD, PROFILE_ALL},
1399 {usb0_init, DEV_ON_BASEBOARD, PROFILE_ALL}, 1399 {usb0_init, DEV_ON_BASEBOARD, PROFILE_ALL},
1400 {usb1_init, DEV_ON_BASEBOARD, PROFILE_ALL}, 1400 {usb1_init, DEV_ON_BASEBOARD, PROFILE_ALL},
1401 {profibus_init, DEV_ON_DGHTR_BRD, PROFILE_ALL}, 1401 {profibus_init, DEV_ON_DGHTR_BRD, PROFILE_ALL},
1402 {evm_nand_init, DEV_ON_DGHTR_BRD, PROFILE_ALL}, 1402 {evm_nand_init, DEV_ON_DGHTR_BRD, PROFILE_ALL},
1403 {spi1_init, DEV_ON_DGHTR_BRD, PROFILE_ALL}, 1403 {spi1_init, DEV_ON_DGHTR_BRD, PROFILE_ALL},
1404 {uart3_init, DEV_ON_DGHTR_BRD, PROFILE_ALL}, 1404 {uart3_init, DEV_ON_DGHTR_BRD, PROFILE_ALL},
1405 {i2c1_init, DEV_ON_BASEBOARD, PROFILE_ALL}, 1405 {i2c1_init, DEV_ON_BASEBOARD, PROFILE_ALL},
1406 {mmc0_no_cd_init, DEV_ON_BASEBOARD, PROFILE_ALL}, 1406 {mmc0_no_cd_init, DEV_ON_BASEBOARD, PROFILE_ALL},
1407 {NULL, 0, 0}, 1407 {NULL, 0, 0},
1408 }; 1408 };
1409 1409
1410 /* IP-Phone EVM */ 1410 /* IP-Phone EVM */
1411 static struct evm_dev_cfg ip_phn_evm_dev_cfg[] = { 1411 static struct evm_dev_cfg ip_phn_evm_dev_cfg[] = {
1412 {enable_ecap0, DEV_ON_DGHTR_BRD, PROFILE_NONE}, 1412 {enable_ecap0, DEV_ON_DGHTR_BRD, PROFILE_NONE},
1413 {lcdc_init, DEV_ON_DGHTR_BRD, PROFILE_NONE}, 1413 {lcdc_init, DEV_ON_DGHTR_BRD, PROFILE_NONE},
1414 {tsc_init, DEV_ON_DGHTR_BRD, PROFILE_NONE}, 1414 {tsc_init, DEV_ON_DGHTR_BRD, PROFILE_NONE},
1415 {rgmii1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1415 {rgmii1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1416 {rgmii2_init, DEV_ON_DGHTR_BRD, PROFILE_NONE}, 1416 {rgmii2_init, DEV_ON_DGHTR_BRD, PROFILE_NONE},
1417 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1417 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1418 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1418 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1419 {evm_nand_init, DEV_ON_DGHTR_BRD, PROFILE_NONE}, 1419 {evm_nand_init, DEV_ON_DGHTR_BRD, PROFILE_NONE},
1420 {i2c1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1420 {i2c1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1421 {mcasp1_init, DEV_ON_DGHTR_BRD, PROFILE_NONE}, 1421 {mcasp1_init, DEV_ON_DGHTR_BRD, PROFILE_NONE},
1422 {mmc0_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1422 {mmc0_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1423 {NULL, 0, 0}, 1423 {NULL, 0, 0},
1424 }; 1424 };
1425 1425
1426 /* Beaglebone < Rev A3 */ 1426 /* Beaglebone < Rev A3 */
1427 static struct evm_dev_cfg beaglebone_old_dev_cfg[] = { 1427 static struct evm_dev_cfg beaglebone_old_dev_cfg[] = {
1428 {rmii1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1428 {rmii1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1429 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1429 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1430 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1430 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1431 {mmc0_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1431 {mmc0_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1432 {NULL, 0, 0}, 1432 {NULL, 0, 0},
1433 }; 1433 };
1434 1434
1435 /* Beaglebone Rev A3 and after */ 1435 /* Beaglebone Rev A3 and after */
1436 static struct evm_dev_cfg beaglebone_dev_cfg[] = { 1436 static struct evm_dev_cfg beaglebone_dev_cfg[] = {
1437 {mii1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1437 {mii1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1438 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1438 {usb0_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1439 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1439 {usb1_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1440 {mmc0_init, DEV_ON_BASEBOARD, PROFILE_NONE}, 1440 {mmc0_init, DEV_ON_BASEBOARD, PROFILE_NONE},
1441 {NULL, 0, 0}, 1441 {NULL, 0, 0},
1442 }; 1442 };
1443 1443
1444 static void setup_low_cost_evm(void) 1444 static void setup_low_cost_evm(void)
1445 { 1445 {
1446 pr_info("The board is a AM335x Low Cost EVM.\n"); 1446 pr_info("The board is a AM335x Low Cost EVM.\n");
1447 1447
1448 _configure_device(LOW_COST_EVM, low_cost_evm_dev_cfg, PROFILE_NONE); 1448 _configure_device(LOW_COST_EVM, low_cost_evm_dev_cfg, PROFILE_NONE);
1449 } 1449 }
1450 1450
1451 static void setup_general_purpose_evm(void) 1451 static void setup_general_purpose_evm(void)
1452 { 1452 {
1453 u32 prof_sel = am335x_get_profile_selection(); 1453 u32 prof_sel = am335x_get_profile_selection();
1454 pr_info("The board is general purpose EVM in profile %d\n", prof_sel); 1454 pr_info("The board is general purpose EVM in profile %d\n", prof_sel);
1455 1455
1456 if (!strncmp("1.1A", config.version, 4)) { 1456 if (!strncmp("1.1A", config.version, 4)) {
1457 gp_evm_revision = GP_EVM_REV_IS_1_1A; 1457 gp_evm_revision = GP_EVM_REV_IS_1_1A;
1458 } else if (!strncmp("1.0", config.version, 3)) { 1458 } else if (!strncmp("1.0", config.version, 3)) {
1459 gp_evm_revision = GP_EVM_REV_IS_1_0; 1459 gp_evm_revision = GP_EVM_REV_IS_1_0;
1460 } else { 1460 } else {
1461 pr_err("Found invalid GP EVM revision, falling back to Rev1.1A"); 1461 pr_err("Found invalid GP EVM revision, falling back to Rev1.1A");
1462 gp_evm_revision = GP_EVM_REV_IS_1_1A; 1462 gp_evm_revision = GP_EVM_REV_IS_1_1A;
1463 } 1463 }
1464 1464
1465 if (gp_evm_revision == GP_EVM_REV_IS_1_0) 1465 if (gp_evm_revision == GP_EVM_REV_IS_1_0)
1466 gigabit_enable = 0; 1466 gigabit_enable = 0;
1467 else if (gp_evm_revision == GP_EVM_REV_IS_1_1A) 1467 else if (gp_evm_revision == GP_EVM_REV_IS_1_1A)
1468 gigabit_enable = 1; 1468 gigabit_enable = 1;
1469 1469
1470 _configure_device(GEN_PURP_EVM, gen_purp_evm_dev_cfg, (1L << prof_sel)); 1470 _configure_device(GEN_PURP_EVM, gen_purp_evm_dev_cfg, (1L << prof_sel));
1471 } 1471 }
1472 1472
1473 static void setup_ind_auto_motor_ctrl_evm(void) 1473 static void setup_ind_auto_motor_ctrl_evm(void)
1474 { 1474 {
1475 u32 prof_sel = am335x_get_profile_selection(); 1475 u32 prof_sel = am335x_get_profile_selection();
1476 1476
1477 pr_info("The board is an industrial automation EVM in profile %d\n", 1477 pr_info("The board is an industrial automation EVM in profile %d\n",
1478 prof_sel); 1478 prof_sel);
1479 1479
1480 /* Only Profile 0 is supported */ 1480 /* Only Profile 0 is supported */
1481 if ((1L << prof_sel) != PROFILE_0) { 1481 if ((1L << prof_sel) != PROFILE_0) {
1482 pr_err("AM335X: Only Profile 0 is supported\n"); 1482 pr_err("AM335X: Only Profile 0 is supported\n");
1483 pr_err("Assuming profile 0 & continuing\n"); 1483 pr_err("Assuming profile 0 & continuing\n");
1484 prof_sel = PROFILE_0; 1484 prof_sel = PROFILE_0;
1485 } 1485 }
1486 1486
1487 _configure_device(IND_AUT_MTR_EVM, ind_auto_mtrl_evm_dev_cfg, 1487 _configure_device(IND_AUT_MTR_EVM, ind_auto_mtrl_evm_dev_cfg,
1488 PROFILE_0); 1488 PROFILE_0);
1489 1489
1490 /* Fillup global evmid */ 1490 /* Fillup global evmid */
1491 am33xx_evmid_fillup(IND_AUT_MTR_EVM); 1491 am33xx_evmid_fillup(IND_AUT_MTR_EVM);
1492 1492
1493 /* Initialize TLK110 PHY registers for phy version 1.0 */ 1493 /* Initialize TLK110 PHY registers for phy version 1.0 */
1494 am335x_tlk110_phy_init(); 1494 am335x_tlk110_phy_init();
1495 1495
1496 1496
1497 } 1497 }
1498 1498
1499 static void setup_ip_phone_evm(void) 1499 static void setup_ip_phone_evm(void)
1500 { 1500 {
1501 pr_info("The board is an IP phone EVM\n"); 1501 pr_info("The board is an IP phone EVM\n");
1502 1502
1503 _configure_device(IP_PHN_EVM, ip_phn_evm_dev_cfg, PROFILE_NONE); 1503 _configure_device(IP_PHN_EVM, ip_phn_evm_dev_cfg, PROFILE_NONE);
1504 } 1504 }
1505 1505
1506 /* BeagleBone < Rev A3 */ 1506 /* BeagleBone < Rev A3 */
1507 static void setup_beaglebone_old(void) 1507 static void setup_beaglebone_old(void)
1508 { 1508 {
1509 pr_info("The board is a AM335x Beaglebone < Rev A3.\n"); 1509 pr_info("The board is a AM335x Beaglebone < Rev A3.\n");
1510 1510
1511 /* Beagle Bone has Micro-SD slot which doesn't have Write Protect pin */ 1511 /* Beagle Bone has Micro-SD slot which doesn't have Write Protect pin */
1512 am335x_mmc[0].gpio_wp = -EINVAL; 1512 am335x_mmc[0].gpio_wp = -EINVAL;
1513 1513
1514 _configure_device(LOW_COST_EVM, beaglebone_old_dev_cfg, PROFILE_NONE); 1514 _configure_device(LOW_COST_EVM, beaglebone_old_dev_cfg, PROFILE_NONE);
1515 1515
1516 phy_register_fixup_for_uid(BBB_PHY_ID, BBB_PHY_MASK, 1516 phy_register_fixup_for_uid(BBB_PHY_ID, BBB_PHY_MASK,
1517 beaglebone_phy_fixup); 1517 beaglebone_phy_fixup);
1518 } 1518 }
1519 1519
1520 /* BeagleBone after Rev A3 */ 1520 /* BeagleBone after Rev A3 */
1521 static void setup_beaglebone(void) 1521 static void setup_beaglebone(void)
1522 { 1522 {
1523 pr_info("The board is a AM335x Beaglebone.\n"); 1523 pr_info("The board is a AM335x Beaglebone.\n");
1524 1524
1525 /* Beagle Bone has Micro-SD slot which doesn't have Write Protect pin */ 1525 /* Beagle Bone has Micro-SD slot which doesn't have Write Protect pin */
1526 am335x_mmc[0].gpio_wp = -EINVAL; 1526 am335x_mmc[0].gpio_wp = -EINVAL;
1527 1527
1528 _configure_device(LOW_COST_EVM, beaglebone_dev_cfg, PROFILE_NONE); 1528 _configure_device(LOW_COST_EVM, beaglebone_dev_cfg, PROFILE_NONE);
1529 } 1529 }
1530 1530
1531 1531
1532 static void am335x_setup_daughter_board(struct memory_accessor *m, void *c) 1532 static void am335x_setup_daughter_board(struct memory_accessor *m, void *c)
1533 { 1533 {
1534 u8 tmp; 1534 u8 tmp;
1535 int ret; 1535 int ret;
1536 1536
1537 /* 1537 /*
1538 * try reading a byte from the EEPROM to see if it is 1538 * try reading a byte from the EEPROM to see if it is
1539 * present. We could read a lot more, but that would 1539 * present. We could read a lot more, but that would
1540 * just slow the boot process and we have all the information 1540 * just slow the boot process and we have all the information
1541 * we need from the EEPROM on the base board anyway. 1541 * we need from the EEPROM on the base board anyway.
1542 */ 1542 */
1543 ret = m->read(m, &tmp, 0, sizeof(u8)); 1543 ret = m->read(m, &tmp, 0, sizeof(u8));
1544 if (ret == sizeof(u8)) { 1544 if (ret == sizeof(u8)) {
1545 pr_info("Detected a daughter card on AM335x EVM.."); 1545 pr_info("Detected a daughter card on AM335x EVM..");
1546 daughter_brd_detected = true; 1546 daughter_brd_detected = true;
1547 } else { 1547 } else {
1548 pr_info("No daughter card found\n"); 1548 pr_info("No daughter card found\n");
1549 daughter_brd_detected = false; 1549 daughter_brd_detected = false;
1550 } 1550 }
1551 } 1551 }
1552 1552
1553 static void am335x_evm_setup(struct memory_accessor *mem_acc, void *context) 1553 static void am335x_evm_setup(struct memory_accessor *mem_acc, void *context)
1554 { 1554 {
1555 int ret; 1555 int ret;
1556 char tmp[10]; 1556 char tmp[10];
1557 1557
1558 /* 1st get the MAC address from EEPROM */ 1558 /* 1st get the MAC address from EEPROM */
1559 ret = mem_acc->read(mem_acc, (char *)&am335x_mac_addr, 1559 ret = mem_acc->read(mem_acc, (char *)&am335x_mac_addr,
1560 EEPROM_MAC_ADDRESS_OFFSET, sizeof(am335x_mac_addr)); 1560 EEPROM_MAC_ADDRESS_OFFSET, sizeof(am335x_mac_addr));
1561 1561
1562 if (ret != sizeof(am335x_mac_addr)) { 1562 if (ret != sizeof(am335x_mac_addr)) {
1563 pr_warning("AM335X: EVM Config read fail: %d\n", ret); 1563 pr_warning("AM335X: EVM Config read fail: %d\n", ret);
1564 return; 1564 return;
1565 } 1565 }
1566 1566
1567 /* Fillup global mac id */ 1567 /* Fillup global mac id */
1568 am33xx_cpsw_macidfillup(&am335x_mac_addr[0][0], 1568 am33xx_cpsw_macidfillup(&am335x_mac_addr[0][0],
1569 &am335x_mac_addr[1][0]); 1569 &am335x_mac_addr[1][0]);
1570 1570
1571 /* get board specific data */ 1571 /* get board specific data */
1572 ret = mem_acc->read(mem_acc, (char *)&config, 0, sizeof(config)); 1572 ret = mem_acc->read(mem_acc, (char *)&config, 0, sizeof(config));
1573 if (ret != sizeof(config)) { 1573 if (ret != sizeof(config)) {
1574 pr_warning("AM335X EVM config read fail, read %d bytes\n", ret); 1574 pr_warning("AM335X EVM config read fail, read %d bytes\n", ret);
1575 return; 1575 return;
1576 } 1576 }
1577 1577
1578 if (config.header != AM335X_EEPROM_HEADER) { 1578 if (config.header != AM335X_EEPROM_HEADER) {
1579 pr_warning("AM335X: wrong header 0x%x, expected 0x%x\n", 1579 pr_warning("AM335X: wrong header 0x%x, expected 0x%x\n",
1580 config.header, AM335X_EEPROM_HEADER); 1580 config.header, AM335X_EEPROM_HEADER);
1581 goto out; 1581 goto out;
1582 } 1582 }
1583 1583
1584 if (strncmp("A335", config.name, 4)) { 1584 if (strncmp("A335", config.name, 4)) {
1585 pr_err("Board %s doesn't look like an AM335x board\n", 1585 pr_err("Board %s doesn't look like an AM335x board\n",
1586 config.name); 1586 config.name);
1587 goto out; 1587 goto out;
1588 } 1588 }
1589 1589
1590 snprintf(tmp, sizeof(config.name) + 1, "%s", config.name); 1590 snprintf(tmp, sizeof(config.name) + 1, "%s", config.name);
1591 pr_info("Board name: %s\n", tmp); 1591 pr_info("Board name: %s\n", tmp);
1592 snprintf(tmp, sizeof(config.version) + 1, "%s", config.version); 1592 snprintf(tmp, sizeof(config.version) + 1, "%s", config.version);
1593 pr_info("Board version: %s\n", tmp); 1593 pr_info("Board version: %s\n", tmp);
1594 1594
1595 if (!strncmp("A335BONE", config.name, 8)) { 1595 if (!strncmp("A335BONE", config.name, 8)) {
1596 daughter_brd_detected = false; 1596 daughter_brd_detected = false;
1597 if(!strncmp("00A1", config.version, 4) || 1597 if(!strncmp("00A1", config.version, 4) ||
1598 !strncmp("00A2", config.version, 4)) 1598 !strncmp("00A2", config.version, 4))
1599 setup_beaglebone_old(); 1599 setup_beaglebone_old();
1600 else 1600 else
1601 setup_beaglebone(); 1601 setup_beaglebone();
1602 } else { 1602 } else {
1603 /* only 6 characters of options string used for now */ 1603 /* only 6 characters of options string used for now */
1604 snprintf(tmp, 7, "%s", config.opt); 1604 snprintf(tmp, 7, "%s", config.opt);
1605 pr_info("SKU: %s\n", tmp); 1605 pr_info("SKU: %s\n", tmp);
1606 1606
1607 if (!strncmp("SKU#00", config.opt, 6)) 1607 if (!strncmp("SKU#00", config.opt, 6))
1608 setup_low_cost_evm(); 1608 setup_low_cost_evm();
1609 else if (!strncmp("SKU#01", config.opt, 6)) 1609 else if (!strncmp("SKU#01", config.opt, 6))
1610 setup_general_purpose_evm(); 1610 setup_general_purpose_evm();
1611 else if (!strncmp("SKU#02", config.opt, 6)) 1611 else if (!strncmp("SKU#02", config.opt, 6))
1612 setup_ind_auto_motor_ctrl_evm(); 1612 setup_ind_auto_motor_ctrl_evm();
1613 else if (!strncmp("SKU#03", config.opt, 6)) 1613 else if (!strncmp("SKU#03", config.opt, 6))
1614 setup_ip_phone_evm(); 1614 setup_ip_phone_evm();
1615 else 1615 else
1616 goto out; 1616 goto out;
1617 } 1617 }
1618 /* Initialize cpsw after board detection is completed as board 1618 /* Initialize cpsw after board detection is completed as board
1619 * information is required for configuring phy address and hence 1619 * information is required for configuring phy address and hence
1620 * should be call only after board detection 1620 * should be call only after board detection
1621 */ 1621 */
1622 am33xx_cpsw_init(gigabit_enable); 1622 am33xx_cpsw_init(gigabit_enable);
1623 1623
1624 return; 1624 return;
1625 out: 1625 out:
1626 /* 1626 /*
1627 * If the EEPROM hasn't been programed or an incorrect header 1627 * If the EEPROM hasn't been programed or an incorrect header
1628 * or board name are read, assume this is an old beaglebone board 1628 * or board name are read, assume this is an old beaglebone board
1629 * (< Rev A3) 1629 * (< Rev A3)
1630 */ 1630 */
1631 pr_err("Could not detect any board, falling back to: " 1631 pr_err("Could not detect any board, falling back to: "
1632 "Beaglebone (< Rev A3) with no daughter card connected\n"); 1632 "Beaglebone (< Rev A3) with no daughter card connected\n");
1633 daughter_brd_detected = false; 1633 daughter_brd_detected = false;
1634 setup_beaglebone_old(); 1634 setup_beaglebone_old();
1635 1635
1636 /* Initialize cpsw after board detection is completed as board 1636 /* Initialize cpsw after board detection is completed as board
1637 * information is required for configuring phy address and hence 1637 * information is required for configuring phy address and hence
1638 * should be call only after board detection 1638 * should be call only after board detection
1639 */ 1639 */
1640 1640
1641 am33xx_cpsw_init(gigabit_enable); 1641 am33xx_cpsw_init(gigabit_enable);
1642 } 1642 }
1643 1643
1644 static struct at24_platform_data am335x_daughter_board_eeprom_info = { 1644 static struct at24_platform_data am335x_daughter_board_eeprom_info = {
1645 .byte_len = (256*1024) / 8, 1645 .byte_len = (256*1024) / 8,
1646 .page_size = 64, 1646 .page_size = 64,
1647 .flags = AT24_FLAG_ADDR16, 1647 .flags = AT24_FLAG_ADDR16,
1648 .setup = am335x_setup_daughter_board, 1648 .setup = am335x_setup_daughter_board,
1649 .context = (void *)NULL, 1649 .context = (void *)NULL,
1650 }; 1650 };
1651 1651
1652 static struct at24_platform_data am335x_baseboard_eeprom_info = { 1652 static struct at24_platform_data am335x_baseboard_eeprom_info = {
1653 .byte_len = (256*1024) / 8, 1653 .byte_len = (256*1024) / 8,
1654 .page_size = 64, 1654 .page_size = 64,
1655 .flags = AT24_FLAG_ADDR16, 1655 .flags = AT24_FLAG_ADDR16,
1656 .setup = am335x_evm_setup, 1656 .setup = am335x_evm_setup,
1657 .context = (void *)NULL, 1657 .context = (void *)NULL,
1658 }; 1658 };
1659 1659
1660 static struct regulator_init_data am335x_dummy; 1660 static struct regulator_init_data am335x_dummy;
1661 1661
1662 static struct regulator_consumer_supply am335x_vdd1_supply[] = { 1662 static struct regulator_consumer_supply am335x_vdd1_supply[] = {
1663 REGULATOR_SUPPLY("mpu", "mpu.0"), 1663 REGULATOR_SUPPLY("mpu", "mpu.0"),
1664 }; 1664 };
1665 1665
1666 static struct regulator_init_data am335x_vdd1 = { 1666 static struct regulator_init_data am335x_vdd1 = {
1667 .constraints = { 1667 .constraints = {
1668 .min_uV = 600000, 1668 .min_uV = 600000,
1669 .max_uV = 1500000, 1669 .max_uV = 1500000,
1670 .valid_modes_mask = REGULATOR_MODE_NORMAL, 1670 .valid_modes_mask = REGULATOR_MODE_NORMAL,
1671 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE, 1671 .valid_ops_mask = REGULATOR_CHANGE_VOLTAGE,
1672 .always_on = 1, 1672 .always_on = 1,
1673 }, 1673 },
1674 .num_consumer_supplies = ARRAY_SIZE(am335x_vdd1_supply), 1674 .num_consumer_supplies = ARRAY_SIZE(am335x_vdd1_supply),
1675 .consumer_supplies = am335x_vdd1_supply, 1675 .consumer_supplies = am335x_vdd1_supply,
1676 }; 1676 };
1677 1677
1678 static struct tps65910_board am335x_tps65910_info = { 1678 static struct tps65910_board am335x_tps65910_info = {
1679 .tps65910_pmic_init_data[TPS65910_REG_VRTC] = &am335x_dummy, 1679 .tps65910_pmic_init_data[TPS65910_REG_VRTC] = &am335x_dummy,
1680 .tps65910_pmic_init_data[TPS65910_REG_VIO] = &am335x_dummy, 1680 .tps65910_pmic_init_data[TPS65910_REG_VIO] = &am335x_dummy,
1681 .tps65910_pmic_init_data[TPS65910_REG_VDD1] = &am335x_vdd1, 1681 .tps65910_pmic_init_data[TPS65910_REG_VDD1] = &am335x_vdd1,
1682 .tps65910_pmic_init_data[TPS65910_REG_VDD2] = &am335x_dummy, 1682 .tps65910_pmic_init_data[TPS65910_REG_VDD2] = &am335x_dummy,
1683 .tps65910_pmic_init_data[TPS65910_REG_VDD3] = &am335x_dummy, 1683 .tps65910_pmic_init_data[TPS65910_REG_VDD3] = &am335x_dummy,
1684 .tps65910_pmic_init_data[TPS65910_REG_VDIG1] = &am335x_dummy, 1684 .tps65910_pmic_init_data[TPS65910_REG_VDIG1] = &am335x_dummy,
1685 .tps65910_pmic_init_data[TPS65910_REG_VDIG2] = &am335x_dummy, 1685 .tps65910_pmic_init_data[TPS65910_REG_VDIG2] = &am335x_dummy,
1686 .tps65910_pmic_init_data[TPS65910_REG_VPLL] = &am335x_dummy, 1686 .tps65910_pmic_init_data[TPS65910_REG_VPLL] = &am335x_dummy,
1687 .tps65910_pmic_init_data[TPS65910_REG_VDAC] = &am335x_dummy, 1687 .tps65910_pmic_init_data[TPS65910_REG_VDAC] = &am335x_dummy,
1688 .tps65910_pmic_init_data[TPS65910_REG_VAUX1] = &am335x_dummy, 1688 .tps65910_pmic_init_data[TPS65910_REG_VAUX1] = &am335x_dummy,
1689 .tps65910_pmic_init_data[TPS65910_REG_VAUX2] = &am335x_dummy, 1689 .tps65910_pmic_init_data[TPS65910_REG_VAUX2] = &am335x_dummy,
1690 .tps65910_pmic_init_data[TPS65910_REG_VAUX33] = &am335x_dummy, 1690 .tps65910_pmic_init_data[TPS65910_REG_VAUX33] = &am335x_dummy,
1691 .tps65910_pmic_init_data[TPS65910_REG_VMMC] = &am335x_dummy, 1691 .tps65910_pmic_init_data[TPS65910_REG_VMMC] = &am335x_dummy,
1692 }; 1692 };
1693 1693
1694 /* 1694 /*
1695 * Daughter board Detection. 1695 * Daughter board Detection.
1696 * Every board has a ID memory (EEPROM) on board. We probe these devices at 1696 * Every board has a ID memory (EEPROM) on board. We probe these devices at
1697 * machine init, starting from daughter board and ending with baseboard. 1697 * machine init, starting from daughter board and ending with baseboard.
1698 * Assumptions : 1698 * Assumptions :
1699 * 1. probe for i2c devices are called in the order they are included in 1699 * 1. probe for i2c devices are called in the order they are included in
1700 * the below struct. Daughter boards eeprom are probed 1st. Baseboard 1700 * the below struct. Daughter boards eeprom are probed 1st. Baseboard
1701 * eeprom probe is called last. 1701 * eeprom probe is called last.
1702 */ 1702 */
1703 static struct i2c_board_info __initdata am335x_i2c_boardinfo[] = { 1703 static struct i2c_board_info __initdata am335x_i2c_boardinfo[] = {
1704 { 1704 {
1705 /* Daughter Board EEPROM */ 1705 /* Daughter Board EEPROM */
1706 I2C_BOARD_INFO("24c256", DAUG_BOARD_I2C_ADDR), 1706 I2C_BOARD_INFO("24c256", DAUG_BOARD_I2C_ADDR),
1707 .platform_data = &am335x_daughter_board_eeprom_info, 1707 .platform_data = &am335x_daughter_board_eeprom_info,
1708 }, 1708 },
1709 { 1709 {
1710 /* Baseboard board EEPROM */ 1710 /* Baseboard board EEPROM */
1711 I2C_BOARD_INFO("24c256", BASEBOARD_I2C_ADDR), 1711 I2C_BOARD_INFO("24c256", BASEBOARD_I2C_ADDR),
1712 .platform_data = &am335x_baseboard_eeprom_info, 1712 .platform_data = &am335x_baseboard_eeprom_info,
1713 }, 1713 },
1714 { 1714 {
1715 I2C_BOARD_INFO("cpld_reg", 0x35), 1715 I2C_BOARD_INFO("cpld_reg", 0x35),
1716 }, 1716 },
1717 { 1717 {
1718 I2C_BOARD_INFO("tlc59108", 0x40), 1718 I2C_BOARD_INFO("tlc59108", 0x40),
1719 }, 1719 },
1720 { 1720 {
1721 I2C_BOARD_INFO("tps65910", TPS65910_I2C_ID1), 1721 I2C_BOARD_INFO("tps65910", TPS65910_I2C_ID1),
1722 .platform_data = &am335x_tps65910_info, 1722 .platform_data = &am335x_tps65910_info,
1723 }, 1723 },
1724 1724
1725 }; 1725 };
1726 1726
1727 static struct omap_musb_board_data musb_board_data = { 1727 static struct omap_musb_board_data musb_board_data = {
1728 .interface_type = MUSB_INTERFACE_ULPI, 1728 .interface_type = MUSB_INTERFACE_ULPI,
1729 .mode = MUSB_OTG, 1729 .mode = MUSB_OTG,
1730 .power = 500, 1730 .power = 500,
1731 .instances = 1, 1731 .instances = 1,
1732 }; 1732 };
1733 1733
1734 static int cpld_reg_probe(struct i2c_client *client, 1734 static int cpld_reg_probe(struct i2c_client *client,
1735 const struct i2c_device_id *id) 1735 const struct i2c_device_id *id)
1736 { 1736 {
1737 cpld_client = client; 1737 cpld_client = client;
1738 return 0; 1738 return 0;
1739 } 1739 }
1740 1740
1741 static int __devexit cpld_reg_remove(struct i2c_client *client) 1741 static int __devexit cpld_reg_remove(struct i2c_client *client)
1742 { 1742 {
1743 cpld_client = NULL; 1743 cpld_client = NULL;
1744 return 0; 1744 return 0;
1745 } 1745 }
1746 1746
1747 static const struct i2c_device_id cpld_reg_id[] = { 1747 static const struct i2c_device_id cpld_reg_id[] = {
1748 { "cpld_reg", 0 }, 1748 { "cpld_reg", 0 },
1749 { } 1749 { }
1750 }; 1750 };
1751 1751
1752 static struct i2c_driver cpld_reg_driver = { 1752 static struct i2c_driver cpld_reg_driver = {
1753 .driver = { 1753 .driver = {
1754 .name = "cpld_reg", 1754 .name = "cpld_reg",
1755 }, 1755 },
1756 .probe = cpld_reg_probe, 1756 .probe = cpld_reg_probe,
1757 .remove = cpld_reg_remove, 1757 .remove = cpld_reg_remove,
1758 .id_table = cpld_reg_id, 1758 .id_table = cpld_reg_id,
1759 }; 1759 };
1760 1760
1761 static void evm_init_cpld(void) 1761 static void evm_init_cpld(void)
1762 { 1762 {
1763 i2c_add_driver(&cpld_reg_driver); 1763 i2c_add_driver(&cpld_reg_driver);
1764 } 1764 }
1765 1765
1766 static void __init am335x_evm_i2c_init(void) 1766 static void __init am335x_evm_i2c_init(void)
1767 { 1767 {
1768 /* Initially assume Low Cost EVM Config */ 1768 /* Initially assume Low Cost EVM Config */
1769 am335x_evm_id = LOW_COST_EVM; 1769 am335x_evm_id = LOW_COST_EVM;
1770 1770
1771 evm_init_cpld(); 1771 evm_init_cpld();
1772 1772
1773 omap_register_i2c_bus(1, 100, am335x_i2c_boardinfo, 1773 omap_register_i2c_bus(1, 100, am335x_i2c_boardinfo,
1774 ARRAY_SIZE(am335x_i2c_boardinfo)); 1774 ARRAY_SIZE(am335x_i2c_boardinfo));
1775 } 1775 }
1776 1776
1777 static struct resource am335x_rtc_resources[] = { 1777 static struct resource am335x_rtc_resources[] = {
1778 { 1778 {
1779 .start = AM33XX_RTC_BASE, 1779 .start = AM33XX_RTC_BASE,
1780 .end = AM33XX_RTC_BASE + SZ_4K - 1, 1780 .end = AM33XX_RTC_BASE + SZ_4K - 1,
1781 .flags = IORESOURCE_MEM, 1781 .flags = IORESOURCE_MEM,
1782 }, 1782 },
1783 { /* timer irq */ 1783 { /* timer irq */
1784 .start = AM33XX_IRQ_RTC_TIMER, 1784 .start = AM33XX_IRQ_RTC_TIMER,
1785 .end = AM33XX_IRQ_RTC_TIMER, 1785 .end = AM33XX_IRQ_RTC_TIMER,
1786 .flags = IORESOURCE_IRQ, 1786 .flags = IORESOURCE_IRQ,
1787 }, 1787 },
1788 { /* alarm irq */ 1788 { /* alarm irq */
1789 .start = AM33XX_IRQ_RTC_ALARM, 1789 .start = AM33XX_IRQ_RTC_ALARM,
1790 .end = AM33XX_IRQ_RTC_ALARM, 1790 .end = AM33XX_IRQ_RTC_ALARM,
1791 .flags = IORESOURCE_IRQ, 1791 .flags = IORESOURCE_IRQ,
1792 }, 1792 },
1793 }; 1793 };
1794 1794
1795 static struct platform_device am335x_rtc_device = { 1795 static struct platform_device am335x_rtc_device = {
1796 .name = "omap_rtc", 1796 .name = "omap_rtc",
1797 .id = -1, 1797 .id = -1,
1798 .num_resources = ARRAY_SIZE(am335x_rtc_resources), 1798 .num_resources = ARRAY_SIZE(am335x_rtc_resources),
1799 .resource = am335x_rtc_resources, 1799 .resource = am335x_rtc_resources,
1800 }; 1800 };
1801 1801
1802 static int am335x_rtc_init(void) 1802 static int am335x_rtc_init(void)
1803 { 1803 {
1804 void __iomem *base; 1804 void __iomem *base;
1805 struct clk *clk; 1805 struct clk *clk;
1806 1806
1807 clk = clk_get(NULL, "rtc_fck"); 1807 clk = clk_get(NULL, "rtc_fck");
1808 if (IS_ERR(clk)) { 1808 if (IS_ERR(clk)) {
1809 pr_err("rtc : Failed to get RTC clock\n"); 1809 pr_err("rtc : Failed to get RTC clock\n");
1810 return -1; 1810 return -1;
1811 } 1811 }
1812 1812
1813 if (clk_enable(clk)) { 1813 if (clk_enable(clk)) {
1814 pr_err("rtc: Clock Enable Failed\n"); 1814 pr_err("rtc: Clock Enable Failed\n");
1815 return -1; 1815 return -1;
1816 } 1816 }
1817 1817
1818 base = ioremap(AM33XX_RTC_BASE, SZ_4K); 1818 base = ioremap(AM33XX_RTC_BASE, SZ_4K);
1819 1819
1820 if (WARN_ON(!base)) 1820 if (WARN_ON(!base))
1821 return -ENOMEM; 1821 return -ENOMEM;
1822 1822
1823 /* Unlock the rtc's registers */ 1823 /* Unlock the rtc's registers */
1824 __raw_writel(0x83e70b13, base + 0x6c); 1824 __raw_writel(0x83e70b13, base + 0x6c);
1825 __raw_writel(0x95a4f1e0, base + 0x70); 1825 __raw_writel(0x95a4f1e0, base + 0x70);
1826 1826
1827 /* 1827 /*
1828 * Enable the 32K OSc 1828 * Enable the 32K OSc
1829 * TODO: Need a better way to handle this 1829 * TODO: Need a better way to handle this
1830 * Since we want the clock to be running before mmc init 1830 * Since we want the clock to be running before mmc init
1831 * we need to do it before the rtc probe happens 1831 * we need to do it before the rtc probe happens
1832 */ 1832 */
1833 __raw_writel(0x48, base + 0x54); 1833 __raw_writel(0x48, base + 0x54);
1834 1834
1835 iounmap(base); 1835 iounmap(base);
1836 1836
1837 return platform_device_register(&am335x_rtc_device); 1837 return platform_device_register(&am335x_rtc_device);
1838 } 1838 }
1839 1839
1840 /* Enable clkout2 */ 1840 /* Enable clkout2 */
1841 static struct pinmux_config clkout2_pin_mux[] = { 1841 static struct pinmux_config clkout2_pin_mux[] = {
1842 {"xdma_event_intr1.clkout2", OMAP_MUX_MODE3 | AM33XX_PIN_OUTPUT}, 1842 {"xdma_event_intr1.clkout2", OMAP_MUX_MODE3 | AM33XX_PIN_OUTPUT},
1843 {NULL, 0}, 1843 {NULL, 0},
1844 }; 1844 };
1845 1845
1846 static void __init clkout2_enable(void) 1846 static void __init clkout2_enable(void)
1847 { 1847 {
1848 struct clk *ck_32; 1848 struct clk *ck_32;
1849 1849
1850 ck_32 = clk_get(NULL, "clkout2_ck"); 1850 ck_32 = clk_get(NULL, "clkout2_ck");
1851 if (IS_ERR(ck_32)) { 1851 if (IS_ERR(ck_32)) {
1852 pr_err("Cannot clk_get ck_32\n"); 1852 pr_err("Cannot clk_get ck_32\n");
1853 return; 1853 return;
1854 } 1854 }
1855 1855
1856 clk_enable(ck_32); 1856 clk_enable(ck_32);
1857 1857
1858 setup_pin_mux(clkout2_pin_mux); 1858 setup_pin_mux(clkout2_pin_mux);
1859 } 1859 }
1860 1860
1861 void __iomem * __init am33xx_get_mem_ctlr(void) 1861 void __iomem * __init am33xx_get_mem_ctlr(void)
1862 { 1862 {
1863 void __iomem *am33xx_emif_base; 1863 void __iomem *am33xx_emif_base;
1864 1864
1865 am33xx_emif_base = ioremap(AM33XX_EMIF0_BASE, SZ_32K); 1865 am33xx_emif_base = ioremap(AM33XX_EMIF0_BASE, SZ_32K);
1866 1866
1867 if (!am33xx_emif_base) 1867 if (!am33xx_emif_base)
1868 pr_warning("%s: Unable to map DDR2 controller", __func__); 1868 pr_warning("%s: Unable to map DDR2 controller", __func__);
1869 1869
1870 return am33xx_emif_base; 1870 return am33xx_emif_base;
1871 } 1871 }
1872 1872
1873 static struct resource am33xx_cpuidle_resources[] = { 1873 static struct resource am33xx_cpuidle_resources[] = {
1874 { 1874 {
1875 .start = AM33XX_EMIF0_BASE, 1875 .start = AM33XX_EMIF0_BASE,
1876 .end = AM33XX_EMIF0_BASE + SZ_32K - 1, 1876 .end = AM33XX_EMIF0_BASE + SZ_32K - 1,
1877 .flags = IORESOURCE_MEM, 1877 .flags = IORESOURCE_MEM,
1878 }, 1878 },
1879 }; 1879 };
1880 1880
1881 /* AM33XX devices support DDR2 power down */ 1881 /* AM33XX devices support DDR2 power down */
1882 static struct am33xx_cpuidle_config am33xx_cpuidle_pdata = { 1882 static struct am33xx_cpuidle_config am33xx_cpuidle_pdata = {
1883 .ddr2_pdown = 1, 1883 .ddr2_pdown = 1,
1884 }; 1884 };
1885 1885
1886 static struct platform_device am33xx_cpuidle_device = { 1886 static struct platform_device am33xx_cpuidle_device = {
1887 .name = "cpuidle-am33xx", 1887 .name = "cpuidle-am33xx",
1888 .num_resources = ARRAY_SIZE(am33xx_cpuidle_resources), 1888 .num_resources = ARRAY_SIZE(am33xx_cpuidle_resources),
1889 .resource = am33xx_cpuidle_resources, 1889 .resource = am33xx_cpuidle_resources,
1890 .dev = { 1890 .dev = {
1891 .platform_data = &am33xx_cpuidle_pdata, 1891 .platform_data = &am33xx_cpuidle_pdata,
1892 }, 1892 },
1893 }; 1893 };
1894 1894
1895 static void __init am33xx_cpuidle_init(void) 1895 static void __init am33xx_cpuidle_init(void)
1896 { 1896 {
1897 int ret; 1897 int ret;
1898 1898
1899 am33xx_cpuidle_pdata.emif_base = am33xx_get_mem_ctlr(); 1899 am33xx_cpuidle_pdata.emif_base = am33xx_get_mem_ctlr();
1900 1900
1901 ret = platform_device_register(&am33xx_cpuidle_device); 1901 ret = platform_device_register(&am33xx_cpuidle_device);
1902 1902
1903 if (ret) 1903 if (ret)
1904 pr_warning("AM33XX cpuidle registration failed\n"); 1904 pr_warning("AM33XX cpuidle registration failed\n");
1905 1905
1906 } 1906 }
1907 1907
1908 static void __init am335x_evm_init(void) 1908 static void __init am335x_evm_init(void)
1909 { 1909 {
1910 am33xx_cpuidle_init(); 1910 am33xx_cpuidle_init();
1911 am33xx_mux_init(board_mux); 1911 am33xx_mux_init(board_mux);
1912 omap_serial_init(); 1912 omap_serial_init();
1913 am335x_rtc_init(); 1913 am335x_rtc_init();
1914 clkout2_enable(); 1914 clkout2_enable();
1915 am335x_evm_i2c_init(); 1915 am335x_evm_i2c_init();
1916 omap_sdrc_init(NULL, NULL); 1916 omap_sdrc_init(NULL, NULL);
1917 usb_musb_init(&musb_board_data); 1917 usb_musb_init(&musb_board_data);
1918 omap_board_config = am335x_evm_config; 1918 omap_board_config = am335x_evm_config;
1919 omap_board_config_size = ARRAY_SIZE(am335x_evm_config); 1919 omap_board_config_size = ARRAY_SIZE(am335x_evm_config);
1920 /* Create an alias for icss clock */ 1920 /* Create an alias for icss clock */
1921 if (clk_add_alias("pruss", NULL, "icss_uart_gclk", NULL)) 1921 if (clk_add_alias("pruss", NULL, "icss_uart_gclk", NULL))
1922 pr_err("failed to create an alias: icss_uart_gclk --> pruss\n"); 1922 pr_err("failed to create an alias: icss_uart_gclk --> pruss\n");
1923 /* Create an alias for gfx/sgx clock */ 1923 /* Create an alias for gfx/sgx clock */
1924 if (clk_add_alias("sgx_ck", NULL, "gfx_fclk", NULL)) 1924 if (clk_add_alias("sgx_ck", NULL, "gfx_fclk", NULL))
1925 pr_err("failed to create an alias: gfx_fclk --> sgx_ck\n"); 1925 pr_err("failed to create an alias: gfx_fclk --> sgx_ck\n");
1926 } 1926 }
1927 1927
1928 static void __init am335x_evm_map_io(void) 1928 static void __init am335x_evm_map_io(void)
1929 { 1929 {
1930 omap2_set_globals_am33xx(); 1930 omap2_set_globals_am33xx();
1931 omapam33xx_map_common_io(); 1931 omapam33xx_map_common_io();
1932 } 1932 }
1933 1933
1934 MACHINE_START(AM335XEVM, "am335xevm") 1934 MACHINE_START(AM335XEVM, "am335xevm")
1935 /* Maintainer: Texas Instruments */ 1935 /* Maintainer: Texas Instruments */
1936 .atag_offset = 0x100, 1936 .atag_offset = 0x100,
1937 .map_io = am335x_evm_map_io, 1937 .map_io = am335x_evm_map_io,
1938 .init_irq = ti816x_init_irq, 1938 .init_irq = ti816x_init_irq,
1939 .init_early = am335x_init_early, 1939 .init_early = am335x_init_early,
1940 .timer = &omap3_am33xx_timer, 1940 .timer = &omap3_am33xx_timer,
1941 .init_machine = am335x_evm_init, 1941 .init_machine = am335x_evm_init,
1942 MACHINE_END 1942 MACHINE_END
1943 1943
1944 MACHINE_START(AM335XIAEVM, "am335xiaevm") 1944 MACHINE_START(AM335XIAEVM, "am335xiaevm")
1945 /* Maintainer: Texas Instruments */ 1945 /* Maintainer: Texas Instruments */
1946 .atag_offset = 0x100, 1946 .atag_offset = 0x100,
1947 .map_io = am335x_evm_map_io, 1947 .map_io = am335x_evm_map_io,
1948 .init_irq = ti816x_init_irq, 1948 .init_irq = ti816x_init_irq,
1949 .init_early = am335x_init_early, 1949 .init_early = am335x_init_early,
1950 .timer = &omap3_am33xx_timer, 1950 .timer = &omap3_am33xx_timer,
1951 .init_machine = am335x_evm_init, 1951 .init_machine = am335x_evm_init,
1952 MACHINE_END 1952 MACHINE_END
1953 1953