Blame view

arch/arm/Kconfig-nommu 1.51 KB
f8c07de6b   Hyok S. Choi   [ARM] nommu: add ...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
  #
  # Kconfig for uClinux(non-paged MM) depend configurations
  # Hyok S. Choi <hyok.choi@samsung.com>
  # 
  
  config SET_MEM_PARAM
  	bool "Set flash/sdram size and base addr"
  	help
  	 Say Y to manually set the base addresses and sizes.
  	 otherwise, the default values are assigned.
  
  config DRAM_BASE
  	hex '(S)DRAM Base Address' if SET_MEM_PARAM
  	default 0x00800000
  
  config DRAM_SIZE
  	hex '(S)DRAM SIZE' if SET_MEM_PARAM
  	default 0x00800000
  
  config FLASH_MEM_BASE
  	hex 'FLASH Base Address' if SET_MEM_PARAM
  	default 0x00400000
  
  config FLASH_SIZE
  	hex 'FLASH Size' if SET_MEM_PARAM
  	default 0x00400000
f12d0d7c7   Hyok S. Choi   [ARM] nommu: mana...
27
  config PROCESSOR_ID
7a8be08b1   Greg Ungerer   [ARM] 4532/1: all...
28
  	hex 'Hard wire the processor ID'
f12d0d7c7   Hyok S. Choi   [ARM] nommu: mana...
29
30
31
32
33
  	default 0x00007700
  	depends on !CPU_CP15
  	help
  	  If processor has no CP15 register, this processor ID is
  	  used instead of the auto-probing which utilizes the register.
c760fc199   Hyok S. Choi   [ARM] nommu: fixu...
34
  config REMAP_VECTORS_TO_RAM
25985edce   Lucas De Marchi   Fix common misspe...
35
  	bool 'Install vectors to the beginning of RAM' if DRAM_BASE
c760fc199   Hyok S. Choi   [ARM] nommu: fixu...
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
  	depends on DRAM_BASE
  	help
  	  The kernel needs to change the hardware exception vectors.
  	  In nommu mode, the hardware exception vectors are normally
  	  placed at address 0x00000000. However, this region may be
  	  occupied by read-only memory depending on H/W design.
  
  	  If the region contains read-write memory, say 'n' here.
  
  	  If your CPU provides a remap facility which allows the exception
  	  vectors to be mapped to writable memory, say 'n' here.
  
  	  Otherwise, say 'y' here.  In this case, the kernel will require
  	  external support to redirect the hardware exception vectors to
  	  the writable versions located at DRAM_BASE.