Blame view
drivers/gpu/drm/mxsfb/mxsfb_drv.c
19.4 KB
81f7e3824 Initial Release, ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 |
/* * Copyright (C) 2016 Marek Vasut <marex@denx.de> * * This code is based on drivers/video/fbdev/mxsfb.c : * Copyright (C) 2010 Juergen Beisert, Pengutronix * Copyright (C) 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved. * Copyright (C) 2008 Embedded Alley Solutions, Inc All Rights Reserved. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version 2 * of the License, or (at your option) any later version. * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ #include <linux/module.h> #include <linux/spinlock.h> #include <linux/clk.h> #include <linux/clk-provider.h> #include <linux/component.h> #include <linux/list.h> #include <linux/of_device.h> #include <linux/of_graph.h> #include <linux/of_reserved_mem.h> #include <linux/pm_runtime.h> #include <linux/reservation.h> #include <linux/version.h> #include <drm/drmP.h> #include <drm/drm_atomic.h> #include <drm/drm_atomic_helper.h> #include <drm/drm_crtc.h> #include <drm/drm_crtc_helper.h> #include <drm/drm_fb_helper.h> #include <drm/drm_fb_cma_helper.h> #include <drm/drm_gem_cma_helper.h> #include <drm/drm_of.h> #include <drm/drm_panel.h> #include <drm/drm_simple_kms_helper.h> #include "mxsfb_drv.h" #include "mxsfb_regs.h" /* The eLCDIF max possible CRTCs */ #define MAX_CRTCS 1 /* Maximum Video PLL frequency */ #define MAX_PLL_FREQ 1200000000 /* Mininum pixel clock in Hz */ |
1e6655478 Fix Support for L... |
53 |
#define MIN_PIX_CLK 31500000 |
81f7e3824 Initial Release, ... |
54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 |
enum mxsfb_devtype { MXSFB_V3, MXSFB_V4, }; /* * When adding new formats, make sure to update the num_formats from * mxsfb_devdata below. */ static const uint32_t mxsfb_formats[] = { /* MXSFB_V3 */ DRM_FORMAT_XRGB8888, DRM_FORMAT_ARGB8888, DRM_FORMAT_RGB565, /* MXSFB_V4 */ DRM_FORMAT_XBGR8888, DRM_FORMAT_ABGR8888, DRM_FORMAT_RGBX8888, DRM_FORMAT_RGBA8888, DRM_FORMAT_ARGB1555, DRM_FORMAT_XRGB1555, DRM_FORMAT_ABGR1555, DRM_FORMAT_XBGR1555, DRM_FORMAT_BGR565 }; static const struct mxsfb_devdata mxsfb_devdata[] = { [MXSFB_V3] = { .transfer_count = LCDC_V3_TRANSFER_COUNT, .cur_buf = LCDC_V3_CUR_BUF, .next_buf = LCDC_V3_NEXT_BUF, .debug0 = LCDC_V3_DEBUG0, .hs_wdth_mask = 0xff, .hs_wdth_shift = 24, .ipversion = 3, .flags = MXSFB_FLAG_NULL, .num_formats = 3, }, [MXSFB_V4] = { .transfer_count = LCDC_V4_TRANSFER_COUNT, .cur_buf = LCDC_V4_CUR_BUF, .next_buf = LCDC_V4_NEXT_BUF, .debug0 = LCDC_V4_DEBUG0, .hs_wdth_mask = 0x3fff, .hs_wdth_shift = 18, .ipversion = 4, .flags = MXSFB_FLAG_BUSFREQ, .num_formats = ARRAY_SIZE(mxsfb_formats), }, }; static struct mxsfb_drm_private * drm_pipe_to_mxsfb_drm_private(struct drm_simple_display_pipe *pipe) { return container_of(pipe, struct mxsfb_drm_private, pipe); } /** * mxsfb_atomic_helper_check - validate state object * @dev: DRM device * @state: the driver state object * * On top of the drm imlementation drm_atomic_helper_check, * check if the bpp is changed, if so, signal mode_changed, * this will trigger disable/enable * * RETURNS: * Zero for success or -errno */ static int mxsfb_atomic_helper_check(struct drm_device *dev, struct drm_atomic_state *state) { struct drm_crtc *crtc; struct drm_crtc_state *crtc_state; int i, ret; ret = drm_atomic_helper_check(dev, state); if (ret) return ret; for_each_crtc_in_state(state, crtc, crtc_state, i) { struct drm_plane_state *primary_state; int old_bpp = 0; int new_bpp = 0; if (!crtc->primary || !crtc->primary->old_fb) continue; primary_state = drm_atomic_get_plane_state(state, crtc->primary); if (!primary_state || !primary_state->fb) continue; old_bpp = crtc->primary->old_fb->format->depth; new_bpp = primary_state->fb->format->depth; if (old_bpp != new_bpp) { crtc_state->mode_changed = true; DRM_DEBUG_ATOMIC( "[CRTC:%d:%s] mode changed, bpp %d->%d ", crtc->base.id, crtc->name, old_bpp, new_bpp); } } return ret; } static const struct drm_mode_config_funcs mxsfb_mode_config_funcs = { .fb_create = drm_fb_cma_create, .atomic_check = mxsfb_atomic_helper_check, .atomic_commit = drm_atomic_helper_commit, }; static const struct drm_mode_config_helper_funcs mxsfb_mode_config_helpers = { .atomic_commit_tail = drm_atomic_helper_commit_tail_rpm, }; static struct clk *mxsfb_find_src_clk(struct mxsfb_drm_private *mxsfb, int crtc_clock, unsigned long *out_rate) { struct clk *src = NULL; struct clk *p = mxsfb->clk; struct clk *src_clk[MAX_CLK_SRC]; int num_src_clk = ARRAY_SIZE(mxsfb->clk_src); unsigned long src_rate; int i; for (i = 0; i < num_src_clk; i++) src_clk[i] = mxsfb->clk_src[i]; /* * First, check the current clock source and find the clock * selector */ while (p) { struct clk *pp = clk_get_parent(p); for (i = 0; i < num_src_clk; i++) if (src_clk[i] && clk_is_match(pp, src_clk[i])) { src = pp; mxsfb->clk_sel = p; src_clk[i] = NULL; break; } if (src) break; p = pp; } while (!IS_ERR_OR_NULL(src)) { /* Check if current rate satisfies our needs */ src_rate = clk_get_rate(src); *out_rate = clk_get_rate(mxsfb->clk_pll); if (!(*out_rate % crtc_clock)) break; /* Find the highest rate that fits our needs */ *out_rate = crtc_clock * (MAX_PLL_FREQ / crtc_clock); if (!(*out_rate % src_rate)) break; /* Get the next clock source available */ src = NULL; for (i = 0; i < num_src_clk; i++) { if (IS_ERR_OR_NULL(src_clk[i])) continue; src = src_clk[i]; src_clk[i] = NULL; break; } } return src; } static enum drm_mode_status mxsfb_pipe_mode_valid(struct drm_crtc *crtc, const struct drm_display_mode *mode) { struct drm_simple_display_pipe *pipe = container_of(crtc, struct drm_simple_display_pipe, crtc); struct mxsfb_drm_private *mxsfb = drm_pipe_to_mxsfb_drm_private(pipe); struct clk *src = NULL; int clock = mode->clock * 1000; int crtc_clock = mode->crtc_clock * 1000; unsigned long out_rate; struct mode_config *config; /* * In order to verify possible clock sources we need to have at least * two of them. */ if (!mxsfb->clk_src[0] || !mxsfb->clk_src[1]) return MODE_OK; /* * TODO: Currently, only modes with pixel clock higher or equal to * 74250kHz are working. Limit to these modes until we figure out how * to handle the rest of the display modes. */ if (clock < MIN_PIX_CLK) return MODE_NOCLOCK; if (!crtc_clock) crtc_clock = clock; DRM_DEV_DEBUG_DRIVER(mxsfb->dev, "Validating mode: "); drm_mode_debug_printmodeline(mode); /* Skip saving the config again */ list_for_each_entry(config, &mxsfb->valid_modes, list) if (config->clock == clock) return MODE_OK; src = mxsfb_find_src_clk(mxsfb, crtc_clock, &out_rate); if (IS_ERR_OR_NULL(src)) return MODE_NOCLOCK; clk_set_rate(mxsfb->clk_pll, out_rate); /* Save this configuration for later use */ config = devm_kzalloc(mxsfb->dev, sizeof(struct mode_config), GFP_KERNEL); config->clk_src = src; config->out_rate = out_rate; config->clock = clock; config->mode_clock = crtc_clock; list_add(&config->list, &mxsfb->valid_modes); return MODE_OK; } static int mxsfb_pipe_check(struct drm_simple_display_pipe *pipe, struct drm_plane_state *plane_state, struct drm_crtc_state *crtc_state) { struct mxsfb_drm_private *mxsfb = drm_pipe_to_mxsfb_drm_private(pipe); struct drm_display_mode *mode = &crtc_state->mode; struct mode_config *config; struct clk *src; DRM_DEV_DEBUG_DRIVER(mxsfb->dev, "Checking mode: "); drm_mode_debug_printmodeline(mode); /* Make sure that current mode can get the required clock */ list_for_each_entry(config, &mxsfb->valid_modes, list) if (config->clock == mode->clock * 1000) { src = clk_get_parent(mxsfb->clk_sel); if (!clk_is_match(src, config->clk_src)) clk_set_parent(mxsfb->clk_sel, config->clk_src); if (clk_get_rate(mxsfb->clk_pll) != config->out_rate) clk_set_rate(mxsfb->clk_pll, config->out_rate); DRM_DEV_DEBUG_DRIVER(mxsfb->dev, "pll rate: %ld (actual %ld) ", config->out_rate, clk_get_rate(mxsfb->clk_pll)); break; } return 0; } static void mxsfb_pipe_enable(struct drm_simple_display_pipe *pipe, struct drm_crtc_state *crtc_state) { struct drm_device *drm = pipe->encoder.dev; struct drm_connector *connector; struct mxsfb_drm_private *mxsfb = drm_pipe_to_mxsfb_drm_private(pipe); if (!mxsfb->connector) { list_for_each_entry(connector, &drm->mode_config.connector_list, head) if (connector->encoder == &(mxsfb->pipe.encoder)) { mxsfb->connector = connector; break; } } if (!mxsfb->connector) { dev_warn(drm->dev, "No connector attached, using default "); mxsfb->connector = &mxsfb->panel_connector; } drm_crtc_vblank_on(&mxsfb->pipe.crtc); pm_runtime_get_sync(drm->dev); drm_panel_prepare(mxsfb->panel); mxsfb_crtc_enable(mxsfb); drm_panel_enable(mxsfb->panel); } static void mxsfb_pipe_disable(struct drm_simple_display_pipe *pipe) { struct mxsfb_drm_private *mxsfb = drm_pipe_to_mxsfb_drm_private(pipe); struct drm_device *drm = pipe->plane.dev; struct drm_crtc *crtc = &pipe->crtc; struct drm_pending_vblank_event *event; drm_panel_disable(mxsfb->panel); mxsfb_crtc_disable(mxsfb); drm_panel_unprepare(mxsfb->panel); pm_runtime_put_sync(drm->dev); spin_lock_irq(&drm->event_lock); event = crtc->state->event; if (event) { crtc->state->event = NULL; drm_crtc_send_vblank_event(crtc, event); } spin_unlock_irq(&drm->event_lock); if (mxsfb->connector != &mxsfb->panel_connector) mxsfb->connector = NULL; } static void mxsfb_pipe_update(struct drm_simple_display_pipe *pipe, struct drm_plane_state *plane_state) { struct mxsfb_drm_private *mxsfb = drm_pipe_to_mxsfb_drm_private(pipe); mxsfb_plane_atomic_update(mxsfb, plane_state); } #if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 10, 0) static int mxsfb_pipe_prepare_fb(struct drm_simple_display_pipe *pipe, struct drm_plane_state *plane_state) { return drm_fb_cma_prepare_fb(&pipe->plane, plane_state); } #endif static struct drm_simple_display_pipe_funcs mxsfb_funcs = { .mode_valid = mxsfb_pipe_mode_valid, .check = mxsfb_pipe_check, .enable = mxsfb_pipe_enable, .disable = mxsfb_pipe_disable, .update = mxsfb_pipe_update, #if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 10, 0) .prepare_fb = mxsfb_pipe_prepare_fb, #endif }; static int mxsfb_load(struct drm_device *drm, unsigned long flags) { struct platform_device *pdev = to_platform_device(drm->dev); struct mxsfb_drm_private *mxsfb; struct resource *res; u32 max_res[2] = {0, 0}; int ret; mxsfb = devm_kzalloc(&pdev->dev, sizeof(*mxsfb), GFP_KERNEL); if (!mxsfb) return -ENOMEM; drm->dev_private = mxsfb; mxsfb->devdata = &mxsfb_devdata[pdev->id_entry->driver_data]; mxsfb->dev = &pdev->dev; platform_set_drvdata(pdev, drm); res = platform_get_resource(pdev, IORESOURCE_MEM, 0); mxsfb->base = devm_ioremap_resource(drm->dev, res); if (IS_ERR(mxsfb->base)) return PTR_ERR(mxsfb->base); mxsfb->clk = devm_clk_get(drm->dev, "pix"); if (IS_ERR(mxsfb->clk)) return PTR_ERR(mxsfb->clk); mxsfb->clk_axi = devm_clk_get(drm->dev, "axi"); if (IS_ERR(mxsfb->clk_axi)) mxsfb->clk_axi = NULL; mxsfb->clk_disp_axi = devm_clk_get(drm->dev, "disp_axi"); if (IS_ERR(mxsfb->clk_disp_axi)) mxsfb->clk_disp_axi = NULL; mxsfb->clk_pll = devm_clk_get(drm->dev, "video_pll"); if (IS_ERR(mxsfb->clk_pll)) mxsfb->clk_pll = NULL; mxsfb->clk_src[0] = devm_clk_get(drm->dev, "osc_25"); if (IS_ERR(mxsfb->clk_src[0])) mxsfb->clk_src[0] = NULL; mxsfb->clk_src[1] = devm_clk_get(drm->dev, "osc_27"); if (IS_ERR(mxsfb->clk_src[1])) mxsfb->clk_src[1] = NULL; INIT_LIST_HEAD(&mxsfb->valid_modes); ret = dma_set_mask_and_coherent(drm->dev, DMA_BIT_MASK(32)); if (ret) return ret; ret = drm_vblank_init(drm, MAX_CRTCS); if (ret < 0) { dev_err(drm->dev, "Failed to initialise vblank "); return ret; } /* Modeset init */ drm_mode_config_init(drm); ret = mxsfb_create_output(drm); if (ret < 0) { dev_err(drm->dev, "Failed to create outputs "); return ret; } ret = drm_simple_display_pipe_init(drm, &mxsfb->pipe, &mxsfb_funcs, mxsfb_formats, mxsfb->devdata->num_formats, NULL, mxsfb->connector); if (ret < 0) { dev_err(drm->dev, "Cannot setup simple display pipe "); return ret; } drm_crtc_vblank_off(&mxsfb->pipe.crtc); /* * Attach panel only if there is one. * If there is no panel attach, it must be a bridge. In this case, we * need a reference to its connector for a proper initialization. * We will do this check in pipe->enable(), since the connector won't * be attached to an encoder until then. */ if (mxsfb->panel) { ret = drm_panel_attach(mxsfb->panel, mxsfb->connector); if (ret) { dev_err(drm->dev, "Cannot connect panel "); return ret; } } else if (mxsfb->bridge) { ret = drm_simple_display_pipe_attach_bridge(&mxsfb->pipe, mxsfb->bridge); if (ret) { dev_err(drm->dev, "Cannot connect bridge "); return ret; } } of_property_read_u32_array(drm->dev->of_node, "max-res", &max_res[0], 2); if (!max_res[0]) max_res[0] = MXSFB_MAX_XRES; if (!max_res[1]) max_res[1] = MXSFB_MAX_YRES; drm->mode_config.min_width = MXSFB_MIN_XRES; drm->mode_config.min_height = MXSFB_MIN_YRES; drm->mode_config.max_width = max_res[0]; drm->mode_config.max_height = max_res[1]; drm->mode_config.funcs = &mxsfb_mode_config_funcs; drm->mode_config.helper_private = &mxsfb_mode_config_helpers; drm_mode_config_reset(drm); ret = drm_irq_install(drm, platform_get_irq(pdev, 0)); if (ret < 0) { dev_err(drm->dev, "Failed to install IRQ handler "); goto err_irq; } drm_kms_helper_poll_init(drm); mxsfb->fbdev = drm_fbdev_cma_init(drm, 32, drm->mode_config.num_connector); if (IS_ERR(mxsfb->fbdev)) { ret = PTR_ERR(mxsfb->fbdev); mxsfb->fbdev = NULL; dev_err(drm->dev, "Failed to init FB CMA area "); goto err_cma; } drm_helper_hpd_irq_event(drm); pm_runtime_enable(drm->dev); return 0; err_cma: drm_irq_uninstall(drm); err_irq: drm_panel_detach(mxsfb->panel); return ret; } static void mxsfb_unload(struct drm_device *drm) { struct mxsfb_drm_private *mxsfb = drm->dev_private; struct mode_config *config; struct list_head *pos, *tmp; if (mxsfb->fbdev) drm_fbdev_cma_fini(mxsfb->fbdev); drm_kms_helper_poll_fini(drm); drm_mode_config_cleanup(drm); pm_runtime_get_sync(drm->dev); drm_irq_uninstall(drm); pm_runtime_put_sync(drm->dev); list_for_each_safe(pos, tmp, &mxsfb->valid_modes) { config = list_entry(pos, struct mode_config, list); list_del(pos); devm_kfree(mxsfb->dev, config); } drm->dev_private = NULL; pm_runtime_disable(drm->dev); } static void mxsfb_lastclose(struct drm_device *drm) { struct mxsfb_drm_private *mxsfb = drm->dev_private; drm_fbdev_cma_restore_mode(mxsfb->fbdev); } static int mxsfb_enable_vblank(struct drm_device *drm, unsigned int crtc) { struct mxsfb_drm_private *mxsfb = drm->dev_private; int ret = 0; ret = clk_prepare_enable(mxsfb->clk_axi); if (ret) return ret; /* Clear and enable VBLANK IRQ */ writel(CTRL1_CUR_FRAME_DONE_IRQ, mxsfb->base + LCDC_CTRL1 + REG_CLR); writel(CTRL1_CUR_FRAME_DONE_IRQ_EN, mxsfb->base + LCDC_CTRL1 + REG_SET); clk_disable_unprepare(mxsfb->clk_axi); return ret; } static void mxsfb_disable_vblank(struct drm_device *drm, unsigned int crtc) { struct mxsfb_drm_private *mxsfb = drm->dev_private; if (clk_prepare_enable(mxsfb->clk_axi)) return; /* Disable and clear VBLANK IRQ */ writel(CTRL1_CUR_FRAME_DONE_IRQ_EN, mxsfb->base + LCDC_CTRL1 + REG_CLR); writel(CTRL1_CUR_FRAME_DONE_IRQ, mxsfb->base + LCDC_CTRL1 + REG_CLR); clk_disable_unprepare(mxsfb->clk_axi); } static void mxsfb_irq_preinstall(struct drm_device *drm) { mxsfb_disable_vblank(drm, 0); } static irqreturn_t mxsfb_irq_handler(int irq, void *data) { struct drm_device *drm = data; struct mxsfb_drm_private *mxsfb = drm->dev_private; u32 reg; clk_prepare_enable(mxsfb->clk_axi); reg = readl(mxsfb->base + LCDC_CTRL1); if (reg & CTRL1_CUR_FRAME_DONE_IRQ) drm_crtc_handle_vblank(&mxsfb->pipe.crtc); writel(CTRL1_CUR_FRAME_DONE_IRQ, mxsfb->base + LCDC_CTRL1 + REG_CLR); clk_disable_unprepare(mxsfb->clk_axi); return IRQ_HANDLED; } DEFINE_DRM_GEM_CMA_FOPS(fops); static struct drm_driver mxsfb_driver = { .driver_features = DRIVER_GEM | DRIVER_MODESET | DRIVER_PRIME | DRIVER_ATOMIC | DRIVER_HAVE_IRQ, .lastclose = mxsfb_lastclose, .irq_handler = mxsfb_irq_handler, .irq_preinstall = mxsfb_irq_preinstall, .irq_uninstall = mxsfb_irq_preinstall, .enable_vblank = mxsfb_enable_vblank, .disable_vblank = mxsfb_disable_vblank, .gem_free_object_unlocked = drm_gem_cma_free_object, .gem_vm_ops = &drm_gem_cma_vm_ops, .dumb_create = drm_gem_cma_dumb_create, .prime_handle_to_fd = drm_gem_prime_handle_to_fd, .prime_fd_to_handle = drm_gem_prime_fd_to_handle, .gem_prime_export = drm_gem_prime_export, .gem_prime_import = drm_gem_prime_import, .gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table, .gem_prime_import_sg_table = drm_gem_cma_prime_import_sg_table, .gem_prime_vmap = drm_gem_cma_prime_vmap, .gem_prime_vunmap = drm_gem_cma_prime_vunmap, .gem_prime_mmap = drm_gem_cma_prime_mmap, .fops = &fops, .name = "mxsfb-drm", .desc = "MXSFB Controller DRM", .date = "20160824", .major = 1, .minor = 0, }; static const struct platform_device_id mxsfb_devtype[] = { { .name = "imx23-fb", .driver_data = MXSFB_V3, }, { .name = "imx28-fb", .driver_data = MXSFB_V4, }, { .name = "imx6sx-fb", .driver_data = MXSFB_V4, }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(platform, mxsfb_devtype); static const struct of_device_id mxsfb_dt_ids[] = { { .compatible = "fsl,imx23-lcdif", .data = &mxsfb_devtype[0], }, { .compatible = "fsl,imx28-lcdif", .data = &mxsfb_devtype[1], }, { .compatible = "fsl,imx6sx-lcdif", .data = &mxsfb_devtype[2], }, { /* sentinel */ } }; MODULE_DEVICE_TABLE(of, mxsfb_dt_ids); static int mxsfb_probe(struct platform_device *pdev) { struct drm_device *drm; const struct of_device_id *of_id = of_match_device(mxsfb_dt_ids, &pdev->dev); int ret; if (!pdev->dev.of_node) return -ENODEV; if (of_id) pdev->id_entry = of_id->data; drm = drm_dev_alloc(&mxsfb_driver, &pdev->dev); if (IS_ERR(drm)) return PTR_ERR(drm); ret = mxsfb_load(drm, 0); if (ret) goto err_free; ret = drm_dev_register(drm, 0); if (ret) goto err_unload; return 0; err_unload: mxsfb_unload(drm); err_free: drm_dev_unref(drm); return ret; } static int mxsfb_remove(struct platform_device *pdev) { struct drm_device *drm = platform_get_drvdata(pdev); drm_dev_unregister(drm); mxsfb_unload(drm); drm_dev_unref(drm); return 0; } #ifdef CONFIG_PM_SLEEP static int mxsfb_suspend(struct device *dev) { struct drm_device *drm = dev_get_drvdata(dev); return drm_mode_config_helper_suspend(drm); } static int mxsfb_resume(struct device *dev) { struct drm_device *drm = dev_get_drvdata(dev); return drm_mode_config_helper_resume(drm); } #endif static const struct dev_pm_ops mxsfb_pm_ops = { SET_SYSTEM_SLEEP_PM_OPS(mxsfb_suspend, mxsfb_resume) }; static struct platform_driver mxsfb_platform_driver = { .probe = mxsfb_probe, .remove = mxsfb_remove, .id_table = mxsfb_devtype, .driver = { .name = "mxsfb_drm", .of_match_table = mxsfb_dt_ids, .pm = &mxsfb_pm_ops, }, }; module_platform_driver(mxsfb_platform_driver); MODULE_AUTHOR("Marek Vasut <marex@denx.de>"); MODULE_DESCRIPTION("Freescale MXS DRM/KMS driver"); MODULE_LICENSE("GPL"); |