Blame view
drivers/block/umem.c
29.9 KB
1da177e4c
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 |
/* * mm.c - Micro Memory(tm) PCI memory board block device driver - v2.3 * * (C) 2001 San Mehat <nettwerk@valinux.com> * (C) 2001 Johannes Erdfelt <jerdfelt@valinux.com> * (C) 2001 NeilBrown <neilb@cse.unsw.edu.au> * * This driver for the Micro Memory PCI Memory Module with Battery Backup * is Copyright Micro Memory Inc 2001-2002. All rights reserved. * * This driver is released to the public under the terms of the * GNU GENERAL PUBLIC LICENSE version 2 * See the file COPYING for details. * * This driver provides a standard block device interface for Micro Memory(tm) * PCI based RAM boards. * 10/05/01: Phap Nguyen - Rebuilt the driver * 10/22/01: Phap Nguyen - v2.1 Added disk partitioning * 29oct2001:NeilBrown - Use make_request_fn instead of request_fn * - use stand disk partitioning (so fdisk works). * 08nov2001:NeilBrown - change driver name from "mm" to "umem" * - incorporate into main kernel * 08apr2002:NeilBrown - Move some of interrupt handle to tasklet * - use spin_lock_bh instead of _irq * - Never block on make_request. queue * bh's instead. * - unregister umem from devfs at mod unload * - Change version to 2.3 * 07Nov2001:Phap Nguyen - Select pci read command: 06, 12, 15 (Decimal) * 07Jan2002: P. Nguyen - Used PCI Memory Write & Invalidate for DMA * 15May2002:NeilBrown - convert to bio for 2.5 * 17May2002:NeilBrown - remove init_mem initialisation. Instead detect * - a sequence of writes that cover the card, and * - set initialised bit then. */ |
458cf5e9b
|
36 |
#undef DEBUG /* #define DEBUG if you want debugging info (pr_debug) */ |
1da177e4c
|
37 38 39 40 41 |
#include <linux/fs.h> #include <linux/bio.h> #include <linux/kernel.h> #include <linux/mm.h> #include <linux/mman.h> |
5a0e3ad6a
|
42 |
#include <linux/gfp.h> |
1da177e4c
|
43 44 45 46 |
#include <linux/ioctl.h> #include <linux/module.h> #include <linux/init.h> #include <linux/interrupt.h> |
1da177e4c
|
47 48 |
#include <linux/timer.h> #include <linux/pci.h> |
910638ae7
|
49 |
#include <linux/dma-mapping.h> |
1da177e4c
|
50 51 52 |
#include <linux/fcntl.h> /* O_ACCMODE */ #include <linux/hdreg.h> /* HDIO_GETGEO */ |
3084f0c61
|
53 |
#include "umem.h" |
1da177e4c
|
54 |
|
7c0f6ba68
|
55 |
#include <linux/uaccess.h> |
1da177e4c
|
56 |
#include <asm/io.h> |
1da177e4c
|
57 58 59 60 61 62 63 64 65 |
#define MM_MAXCARDS 4 #define MM_RAHEAD 2 /* two sectors */ #define MM_BLKSIZE 1024 /* 1k blocks */ #define MM_HARDSECT 512 /* 512-byte hardware sectors */ #define MM_SHIFT 6 /* max 64 partitions on 4 cards */ /* * Version Information */ |
ee4a7b687
|
66 67 68 69 |
#define DRIVER_NAME "umem" #define DRIVER_VERSION "v2.3" #define DRIVER_AUTHOR "San Mehat, Johannes Erdfelt, NeilBrown" #define DRIVER_DESC "Micro Memory(tm) PCI memory board block driver" |
1da177e4c
|
70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 |
static int debug; /* #define HW_TRACE(x) writeb(x,cards[0].csr_remap + MEMCTRLSTATUS_MAGIC) */ #define HW_TRACE(x) #define DEBUG_LED_ON_TRANSFER 0x01 #define DEBUG_BATTERY_POLLING 0x02 module_param(debug, int, 0644); MODULE_PARM_DESC(debug, "Debug bitmask"); static int pci_read_cmd = 0x0C; /* Read Multiple */ module_param(pci_read_cmd, int, 0); MODULE_PARM_DESC(pci_read_cmd, "PCI read command"); static int pci_write_cmd = 0x0F; /* Write and Invalidate */ module_param(pci_write_cmd, int, 0); MODULE_PARM_DESC(pci_write_cmd, "PCI write command"); static int pci_cmds; static int major_nr; #include <linux/blkdev.h> #include <linux/blkpg.h> struct cardinfo { |
1da177e4c
|
97 |
struct pci_dev *dev; |
1da177e4c
|
98 |
unsigned char __iomem *csr_remap; |
1da177e4c
|
99 100 101 102 103 104 105 |
unsigned int mm_size; /* size in kbytes */ unsigned int init_size; /* initial segment, in sectors, * that we know to * have been written */ struct bio *bio, *currentbio, **biotail; |
003b5c571
|
106 |
struct bvec_iter current_iter; |
1da177e4c
|
107 |
|
165125e1e
|
108 |
struct request_queue *queue; |
1da177e4c
|
109 110 111 112 113 114 |
struct mm_page { dma_addr_t page_dma; struct mm_dma_desc *desc; int cnt, headcnt; struct bio *bio, **biotail; |
003b5c571
|
115 |
struct bvec_iter iter; |
1da177e4c
|
116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 |
} mm_pages[2]; #define DESC_PER_PAGE ((PAGE_SIZE*2)/sizeof(struct mm_dma_desc)) int Active, Ready; struct tasklet_struct tasklet; unsigned int dma_status; struct { int good; int warned; unsigned long last_change; } battery[2]; spinlock_t lock; int check_batteries; int flags; }; static struct cardinfo cards[MM_MAXCARDS]; |
1da177e4c
|
137 |
static struct timer_list battery_timer; |
458cf5e9b
|
138 |
static int num_cards; |
1da177e4c
|
139 140 141 142 |
static struct gendisk *mm_gendisk[MM_MAXCARDS]; static void check_batteries(struct cardinfo *card); |
1da177e4c
|
143 144 145 146 147 148 149 |
static int get_userbit(struct cardinfo *card, int bit) { unsigned char led; led = readb(card->csr_remap + MEMCTRLCMD_LEDCTRL); return led & bit; } |
458cf5e9b
|
150 |
|
1da177e4c
|
151 152 153 154 155 156 157 158 159 160 161 162 163 |
static int set_userbit(struct cardinfo *card, int bit, unsigned char state) { unsigned char led; led = readb(card->csr_remap + MEMCTRLCMD_LEDCTRL); if (state) led |= bit; else led &= ~bit; writeb(led, card->csr_remap + MEMCTRLCMD_LEDCTRL); return 0; } |
458cf5e9b
|
164 |
|
1da177e4c
|
165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 |
/* * NOTE: For the power LED, use the LED_POWER_* macros since they differ */ static void set_led(struct cardinfo *card, int shift, unsigned char state) { unsigned char led; led = readb(card->csr_remap + MEMCTRLCMD_LEDCTRL); if (state == LED_FLIP) led ^= (1<<shift); else { led &= ~(0x03 << shift); led |= (state << shift); } writeb(led, card->csr_remap + MEMCTRLCMD_LEDCTRL); } #ifdef MM_DIAG |
1da177e4c
|
184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 |
static void dump_regs(struct cardinfo *card) { unsigned char *p; int i, i1; p = card->csr_remap; for (i = 0; i < 8; i++) { printk(KERN_DEBUG "%p ", p); for (i1 = 0; i1 < 16; i1++) printk("%02x ", *p++); printk(" "); } } #endif |
458cf5e9b
|
201 |
|
1da177e4c
|
202 203 |
static void dump_dmastat(struct cardinfo *card, unsigned int dmastat) { |
4e0af881a
|
204 |
dev_printk(KERN_DEBUG, &card->dev->dev, "DMAstat - "); |
1da177e4c
|
205 |
if (dmastat & DMASCR_ANY_ERR) |
458cf5e9b
|
206 |
printk(KERN_CONT "ANY_ERR "); |
1da177e4c
|
207 |
if (dmastat & DMASCR_MBE_ERR) |
458cf5e9b
|
208 |
printk(KERN_CONT "MBE_ERR "); |
1da177e4c
|
209 |
if (dmastat & DMASCR_PARITY_ERR_REP) |
458cf5e9b
|
210 |
printk(KERN_CONT "PARITY_ERR_REP "); |
1da177e4c
|
211 |
if (dmastat & DMASCR_PARITY_ERR_DET) |
458cf5e9b
|
212 |
printk(KERN_CONT "PARITY_ERR_DET "); |
1da177e4c
|
213 |
if (dmastat & DMASCR_SYSTEM_ERR_SIG) |
458cf5e9b
|
214 |
printk(KERN_CONT "SYSTEM_ERR_SIG "); |
1da177e4c
|
215 |
if (dmastat & DMASCR_TARGET_ABT) |
458cf5e9b
|
216 |
printk(KERN_CONT "TARGET_ABT "); |
1da177e4c
|
217 |
if (dmastat & DMASCR_MASTER_ABT) |
458cf5e9b
|
218 |
printk(KERN_CONT "MASTER_ABT "); |
1da177e4c
|
219 |
if (dmastat & DMASCR_CHAIN_COMPLETE) |
458cf5e9b
|
220 |
printk(KERN_CONT "CHAIN_COMPLETE "); |
1da177e4c
|
221 |
if (dmastat & DMASCR_DMA_COMPLETE) |
458cf5e9b
|
222 |
printk(KERN_CONT "DMA_COMPLETE "); |
1da177e4c
|
223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 |
printk(" "); } /* * Theory of request handling * * Each bio is assigned to one mm_dma_desc - which may not be enough FIXME * We have two pages of mm_dma_desc, holding about 64 descriptors * each. These are allocated at init time. * One page is "Ready" and is either full, or can have request added. * The other page might be "Active", which DMA is happening on it. * * Whenever IO on the active page completes, the Ready page is activated * and the ex-Active page is clean out and made Ready. |
7eaceacca
|
238 |
* Otherwise the Ready page is only activated when it becomes full. |
1da177e4c
|
239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 |
* * If a request arrives while both pages a full, it is queued, and b_rdev is * overloaded to record whether it was a read or a write. * * The interrupt handler only polls the device to clear the interrupt. * The processing of the result is done in a tasklet. */ static void mm_start_io(struct cardinfo *card) { /* we have the lock, we know there is * no IO active, and we know that card->Active * is set */ struct mm_dma_desc *desc; struct mm_page *page; int offset; /* make the last descriptor end the chain */ page = &card->mm_pages[card->Active]; |
458cf5e9b
|
259 260 261 |
pr_debug("start_io: %d %d->%d ", card->Active, page->headcnt, page->cnt - 1); |
1da177e4c
|
262 263 264 265 266 |
desc = &page->desc[page->cnt-1]; desc->control_bits |= cpu_to_le32(DMASCR_CHAIN_COMP_EN); desc->control_bits &= ~cpu_to_le32(DMASCR_CHAIN_EN); desc->sem_control_bits = desc->control_bits; |
4e953a216
|
267 |
|
1da177e4c
|
268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 |
if (debug & DEBUG_LED_ON_TRANSFER) set_led(card, LED_REMOVE, LED_ON); desc = &page->desc[page->headcnt]; writel(0, card->csr_remap + DMA_PCI_ADDR); writel(0, card->csr_remap + DMA_PCI_ADDR + 4); writel(0, card->csr_remap + DMA_LOCAL_ADDR); writel(0, card->csr_remap + DMA_LOCAL_ADDR + 4); writel(0, card->csr_remap + DMA_TRANSFER_SIZE); writel(0, card->csr_remap + DMA_TRANSFER_SIZE + 4); writel(0, card->csr_remap + DMA_SEMAPHORE_ADDR); writel(0, card->csr_remap + DMA_SEMAPHORE_ADDR + 4); |
458cf5e9b
|
283 284 |
offset = ((char *)desc) - ((char *)page->desc); writel(cpu_to_le32((page->page_dma+offset) & 0xffffffff), |
1da177e4c
|
285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 |
card->csr_remap + DMA_DESCRIPTOR_ADDR); /* Force the value to u64 before shifting otherwise >> 32 is undefined C * and on some ports will do nothing ! */ writel(cpu_to_le32(((u64)page->page_dma)>>32), card->csr_remap + DMA_DESCRIPTOR_ADDR + 4); /* Go, go, go */ writel(cpu_to_le32(DMASCR_GO | DMASCR_CHAIN_EN | pci_cmds), card->csr_remap + DMA_STATUS_CTRL); } static int add_bio(struct cardinfo *card); static void activate(struct cardinfo *card) { |
4e953a216
|
300 |
/* if No page is Active, and Ready is |
1da177e4c
|
301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 |
* not empty, then switch Ready page * to active and start IO. * Then add any bh's that are available to Ready */ do { while (add_bio(card)) ; if (card->Active == -1 && card->mm_pages[card->Ready].cnt > 0) { card->Active = card->Ready; card->Ready = 1-card->Ready; mm_start_io(card); } } while (card->Active == -1 && add_bio(card)); } static inline void reset_page(struct mm_page *page) { page->cnt = 0; page->headcnt = 0; page->bio = NULL; |
458cf5e9b
|
325 |
page->biotail = &page->bio; |
1da177e4c
|
326 |
} |
4e953a216
|
327 |
/* |
1da177e4c
|
328 329 330 331 332 333 334 335 336 337 338 |
* If there is room on Ready page, take * one bh off list and add it. * return 1 if there was room, else 0. */ static int add_bio(struct cardinfo *card) { struct mm_page *p; struct mm_dma_desc *desc; dma_addr_t dma_handle; int offset; struct bio *bio; |
003b5c571
|
339 |
struct bio_vec vec; |
1da177e4c
|
340 341 342 343 |
bio = card->currentbio; if (!bio && card->bio) { card->currentbio = card->bio; |
003b5c571
|
344 |
card->current_iter = card->bio->bi_iter; |
1da177e4c
|
345 346 347 348 349 350 351 352 |
card->bio = card->bio->bi_next; if (card->bio == NULL) card->biotail = &card->bio; card->currentbio->bi_next = NULL; return 1; } if (!bio) return 0; |
1da177e4c
|
353 354 |
if (card->mm_pages[card->Ready].cnt >= DESC_PER_PAGE) return 0; |
003b5c571
|
355 |
vec = bio_iter_iovec(bio, card->current_iter); |
eea9befac
|
356 |
dma_handle = pci_map_page(card->dev, |
003b5c571
|
357 358 359 |
vec.bv_page, vec.bv_offset, vec.bv_len, |
70246286e
|
360 |
bio_op(bio) == REQ_OP_READ ? |
1da177e4c
|
361 362 363 364 365 |
PCI_DMA_FROMDEVICE : PCI_DMA_TODEVICE); p = &card->mm_pages[card->Ready]; desc = &p->desc[p->cnt]; p->cnt++; |
eea9befac
|
366 |
if (p->bio == NULL) |
003b5c571
|
367 |
p->iter = card->current_iter; |
1da177e4c
|
368 369 370 371 372 373 374 375 376 |
if ((p->biotail) != &bio->bi_next) { *(p->biotail) = bio; p->biotail = &(bio->bi_next); bio->bi_next = NULL; } desc->data_dma_handle = dma_handle; desc->pci_addr = cpu_to_le64((u64)desc->data_dma_handle); |
003b5c571
|
377 378 |
desc->local_addr = cpu_to_le64(card->current_iter.bi_sector << 9); desc->transfer_size = cpu_to_le32(vec.bv_len); |
458cf5e9b
|
379 |
offset = (((char *)&desc->sem_control_bits) - ((char *)p->desc)); |
1da177e4c
|
380 381 |
desc->sem_addr = cpu_to_le64((u64)(p->page_dma+offset)); desc->zero1 = desc->zero2 = 0; |
458cf5e9b
|
382 |
offset = (((char *)(desc+1)) - ((char *)p->desc)); |
1da177e4c
|
383 384 385 386 387 388 |
desc->next_desc_addr = cpu_to_le64(p->page_dma+offset); desc->control_bits = cpu_to_le32(DMASCR_GO|DMASCR_ERR_INT_EN| DMASCR_PARITY_INT_EN| DMASCR_CHAIN_EN | DMASCR_SEM_EN | pci_cmds); |
70246286e
|
389 |
if (bio_op(bio) == REQ_OP_WRITE) |
1da177e4c
|
390 391 |
desc->control_bits |= cpu_to_le32(DMASCR_TRANSFER_READ); desc->sem_control_bits = desc->control_bits; |
003b5c571
|
392 393 394 |
bio_advance_iter(bio, &card->current_iter, vec.bv_len); if (!card->current_iter.bi_size) |
1da177e4c
|
395 396 397 398 399 400 401 402 403 404 |
card->currentbio = NULL; return 1; } static void process_page(unsigned long data) { /* check if any of the requests in the page are DMA_COMPLETE, * and deal with them appropriately. * If we find a descriptor without DMA_COMPLETE in the semaphore, then |
458cf5e9b
|
405 406 |
* dma must have hit an error on that descriptor, so use dma_status * instead and assume that all following descriptors must be re-tried. |
1da177e4c
|
407 408 |
*/ struct mm_page *page; |
458cf5e9b
|
409 |
struct bio *return_bio = NULL; |
1da177e4c
|
410 411 412 413 414 415 416 |
struct cardinfo *card = (struct cardinfo *)data; unsigned int dma_status = card->dma_status; spin_lock_bh(&card->lock); if (card->Active < 0) goto out_unlock; page = &card->mm_pages[card->Active]; |
4e953a216
|
417 |
|
1da177e4c
|
418 419 420 421 |
while (page->headcnt < page->cnt) { struct bio *bio = page->bio; struct mm_dma_desc *desc = &page->desc[page->headcnt]; int control = le32_to_cpu(desc->sem_control_bits); |
458cf5e9b
|
422 |
int last = 0; |
003b5c571
|
423 |
struct bio_vec vec; |
1da177e4c
|
424 425 426 |
if (!(control & DMASCR_DMA_COMPLETE)) { control = dma_status; |
458cf5e9b
|
427 |
last = 1; |
1da177e4c
|
428 |
} |
003b5c571
|
429 |
|
1da177e4c
|
430 |
page->headcnt++; |
003b5c571
|
431 432 433 434 |
vec = bio_iter_iovec(bio, page->iter); bio_advance_iter(bio, &page->iter, vec.bv_len); if (!page->iter.bi_size) { |
1da177e4c
|
435 |
page->bio = bio->bi_next; |
794e64d5e
|
436 |
if (page->bio) |
003b5c571
|
437 |
page->iter = page->bio->bi_iter; |
eea9befac
|
438 |
} |
1da177e4c
|
439 |
|
4e953a216
|
440 |
pci_unmap_page(card->dev, desc->data_dma_handle, |
003b5c571
|
441 |
vec.bv_len, |
458cf5e9b
|
442 |
(control & DMASCR_TRANSFER_READ) ? |
1da177e4c
|
443 444 445 |
PCI_DMA_TODEVICE : PCI_DMA_FROMDEVICE); if (control & DMASCR_HARD_ERROR) { /* error */ |
4e4cbee93
|
446 |
bio->bi_status = BLK_STS_IOERR; |
4e0af881a
|
447 448 449 450 451 |
dev_printk(KERN_WARNING, &card->dev->dev, "I/O error on sector %d/%d ", le32_to_cpu(desc->local_addr)>>9, le32_to_cpu(desc->transfer_size)); |
1da177e4c
|
452 |
dump_dmastat(card, control); |
a8ebb056a
|
453 |
} else if (op_is_write(bio_op(bio)) && |
458cf5e9b
|
454 455 456 457 |
le32_to_cpu(desc->local_addr) >> 9 == card->init_size) { card->init_size += le32_to_cpu(desc->transfer_size) >> 9; if (card->init_size >> 1 >= card->mm_size) { |
4e0af881a
|
458 459 460 |
dev_printk(KERN_INFO, &card->dev->dev, "memory now initialised "); |
1da177e4c
|
461 462 463 464 465 466 467 |
set_userbit(card, MEMORY_INITIALIZED, 1); } } if (bio != page->bio) { bio->bi_next = return_bio; return_bio = bio; } |
458cf5e9b
|
468 469 |
if (last) break; |
1da177e4c
|
470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 |
} if (debug & DEBUG_LED_ON_TRANSFER) set_led(card, LED_REMOVE, LED_OFF); if (card->check_batteries) { card->check_batteries = 0; check_batteries(card); } if (page->headcnt >= page->cnt) { reset_page(page); card->Active = -1; activate(card); } else { /* haven't finished with this one yet */ |
46308c0bb
|
485 486 |
pr_debug("do some more "); |
1da177e4c
|
487 488 489 490 |
mm_start_io(card); } out_unlock: spin_unlock_bh(&card->lock); |
458cf5e9b
|
491 |
while (return_bio) { |
1da177e4c
|
492 493 494 495 |
struct bio *bio = return_bio; return_bio = bio->bi_next; bio->bi_next = NULL; |
4246a0b63
|
496 |
bio_endio(bio); |
1da177e4c
|
497 498 |
} } |
74018dc30
|
499 |
static void mm_unplug(struct blk_plug_cb *cb, bool from_schedule) |
32587371a
|
500 |
{ |
9cbb17508
|
501 |
struct cardinfo *card = cb->data; |
32587371a
|
502 |
|
9cbb17508
|
503 504 505 506 |
spin_lock_irq(&card->lock); activate(card); spin_unlock_irq(&card->lock); kfree(cb); |
32587371a
|
507 508 509 510 |
} static int mm_check_plugged(struct cardinfo *card) { |
9cbb17508
|
511 |
return !!blk_check_plugged(mm_unplug, card, sizeof(struct blk_plug_cb)); |
32587371a
|
512 |
} |
dece16353
|
513 |
static blk_qc_t mm_make_request(struct request_queue *q, struct bio *bio) |
1da177e4c
|
514 515 |
{ struct cardinfo *card = q->queuedata; |
f2b9ecc41
|
516 517 |
pr_debug("mm_make_request %llu %u ", |
4f024f379
|
518 519 |
(unsigned long long)bio->bi_iter.bi_sector, bio->bi_iter.bi_size); |
1da177e4c
|
520 |
|
af67c31fb
|
521 |
blk_queue_split(q, &bio); |
54efd50bf
|
522 |
|
1da177e4c
|
523 524 525 526 |
spin_lock_irq(&card->lock); *card->biotail = bio; bio->bi_next = NULL; card->biotail = &bio->bi_next; |
03ea4afa6
|
527 |
if (op_is_sync(bio->bi_opf) || !mm_check_plugged(card)) |
32587371a
|
528 |
activate(card); |
1da177e4c
|
529 |
spin_unlock_irq(&card->lock); |
dece16353
|
530 |
return BLK_QC_T_NONE; |
1da177e4c
|
531 |
} |
7d12e780e
|
532 |
static irqreturn_t mm_interrupt(int irq, void *__card) |
1da177e4c
|
533 534 535 536 537 538 539 540 541 542 543 544 |
{ struct cardinfo *card = (struct cardinfo *) __card; unsigned int dma_status; unsigned short cfg_status; HW_TRACE(0x30); dma_status = le32_to_cpu(readl(card->csr_remap + DMA_STATUS_CTRL)); if (!(dma_status & (DMASCR_ERROR_MASK | DMASCR_CHAIN_COMPLETE))) { /* interrupt wasn't for me ... */ return IRQ_NONE; |
458cf5e9b
|
545 |
} |
1da177e4c
|
546 547 548 549 |
/* clear COMPLETION interrupts */ if (card->flags & UM_FLAG_NO_BYTE_STATUS) writel(cpu_to_le32(DMASCR_DMA_COMPLETE|DMASCR_CHAIN_COMPLETE), |
458cf5e9b
|
550 |
card->csr_remap + DMA_STATUS_CTRL); |
1da177e4c
|
551 552 |
else writeb((DMASCR_DMA_COMPLETE|DMASCR_CHAIN_COMPLETE) >> 16, |
458cf5e9b
|
553 |
card->csr_remap + DMA_STATUS_CTRL + 2); |
4e953a216
|
554 |
|
1da177e4c
|
555 556 557 558 559 560 561 |
/* log errors and clear interrupt status */ if (dma_status & DMASCR_ANY_ERR) { unsigned int data_log1, data_log2; unsigned int addr_log1, addr_log2; unsigned char stat, count, syndrome, check; stat = readb(card->csr_remap + MEMCTRLCMD_ERRSTATUS); |
458cf5e9b
|
562 563 564 565 566 567 |
data_log1 = le32_to_cpu(readl(card->csr_remap + ERROR_DATA_LOG)); data_log2 = le32_to_cpu(readl(card->csr_remap + ERROR_DATA_LOG + 4)); addr_log1 = le32_to_cpu(readl(card->csr_remap + ERROR_ADDR_LOG)); |
1da177e4c
|
568 569 570 571 572 573 574 575 576 |
addr_log2 = readb(card->csr_remap + ERROR_ADDR_LOG + 4); count = readb(card->csr_remap + ERROR_COUNT); syndrome = readb(card->csr_remap + ERROR_SYNDROME); check = readb(card->csr_remap + ERROR_CHECK); dump_dmastat(card, dma_status); if (stat & 0x01) |
4e0af881a
|
577 578 579 580 |
dev_printk(KERN_ERR, &card->dev->dev, "Memory access error detected (err count %d) ", count); |
1da177e4c
|
581 |
if (stat & 0x02) |
4e0af881a
|
582 583 584 |
dev_printk(KERN_ERR, &card->dev->dev, "Multi-bit EDC error "); |
1da177e4c
|
585 |
|
4e0af881a
|
586 587 588 589 590 591 592 593 |
dev_printk(KERN_ERR, &card->dev->dev, "Fault Address 0x%02x%08x, Fault Data 0x%08x%08x ", addr_log2, addr_log1, data_log2, data_log1); dev_printk(KERN_ERR, &card->dev->dev, "Fault Check 0x%02x, Fault Syndrome 0x%02x ", check, syndrome); |
1da177e4c
|
594 595 596 597 598 |
writeb(0, card->csr_remap + ERROR_COUNT); } if (dma_status & DMASCR_PARITY_ERR_REP) { |
4e0af881a
|
599 600 601 |
dev_printk(KERN_ERR, &card->dev->dev, "PARITY ERROR REPORTED "); |
1da177e4c
|
602 603 604 605 606 |
pci_read_config_word(card->dev, PCI_STATUS, &cfg_status); pci_write_config_word(card->dev, PCI_STATUS, cfg_status); } if (dma_status & DMASCR_PARITY_ERR_DET) { |
4e0af881a
|
607 608 609 |
dev_printk(KERN_ERR, &card->dev->dev, "PARITY ERROR DETECTED "); |
1da177e4c
|
610 611 612 613 614 |
pci_read_config_word(card->dev, PCI_STATUS, &cfg_status); pci_write_config_word(card->dev, PCI_STATUS, cfg_status); } if (dma_status & DMASCR_SYSTEM_ERR_SIG) { |
4e0af881a
|
615 616 |
dev_printk(KERN_ERR, &card->dev->dev, "SYSTEM ERROR "); |
1da177e4c
|
617 618 619 620 621 |
pci_read_config_word(card->dev, PCI_STATUS, &cfg_status); pci_write_config_word(card->dev, PCI_STATUS, cfg_status); } if (dma_status & DMASCR_TARGET_ABT) { |
4e0af881a
|
622 623 |
dev_printk(KERN_ERR, &card->dev->dev, "TARGET ABORT "); |
1da177e4c
|
624 625 626 627 628 |
pci_read_config_word(card->dev, PCI_STATUS, &cfg_status); pci_write_config_word(card->dev, PCI_STATUS, cfg_status); } if (dma_status & DMASCR_MASTER_ABT) { |
4e0af881a
|
629 630 |
dev_printk(KERN_ERR, &card->dev->dev, "MASTER ABORT "); |
1da177e4c
|
631 632 633 634 635 636 637 638 639 |
pci_read_config_word(card->dev, PCI_STATUS, &cfg_status); pci_write_config_word(card->dev, PCI_STATUS, cfg_status); } /* and process the DMA descriptors */ card->dma_status = dma_status; tasklet_schedule(&card->tasklet); HW_TRACE(0x36); |
4e953a216
|
640 |
return IRQ_HANDLED; |
1da177e4c
|
641 |
} |
458cf5e9b
|
642 |
|
1da177e4c
|
643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 |
/* * If both batteries are good, no LED * If either battery has been warned, solid LED * If both batteries are bad, flash the LED quickly * If either battery is bad, flash the LED semi quickly */ static void set_fault_to_battery_status(struct cardinfo *card) { if (card->battery[0].good && card->battery[1].good) set_led(card, LED_FAULT, LED_OFF); else if (card->battery[0].warned || card->battery[1].warned) set_led(card, LED_FAULT, LED_ON); else if (!card->battery[0].good && !card->battery[1].good) set_led(card, LED_FAULT, LED_FLASH_7_0); else set_led(card, LED_FAULT, LED_FLASH_3_5); } static void init_battery_timer(void); |
1da177e4c
|
662 663 664 665 666 667 668 |
static int check_battery(struct cardinfo *card, int battery, int status) { if (status != card->battery[battery].good) { card->battery[battery].good = !card->battery[battery].good; card->battery[battery].last_change = jiffies; if (card->battery[battery].good) { |
4e0af881a
|
669 670 671 |
dev_printk(KERN_ERR, &card->dev->dev, "Battery %d now good ", battery + 1); |
1da177e4c
|
672 673 |
card->battery[battery].warned = 0; } else |
4e0af881a
|
674 675 676 |
dev_printk(KERN_ERR, &card->dev->dev, "Battery %d now FAILED ", battery + 1); |
1da177e4c
|
677 678 679 680 681 682 |
return 1; } else if (!card->battery[battery].good && !card->battery[battery].warned && time_after_eq(jiffies, card->battery[battery].last_change + (HZ * 60 * 60 * 5))) { |
4e0af881a
|
683 684 685 |
dev_printk(KERN_ERR, &card->dev->dev, "Battery %d still FAILED after 5 hours ", battery + 1); |
1da177e4c
|
686 687 688 689 690 691 692 |
card->battery[battery].warned = 1; return 1; } return 0; } |
458cf5e9b
|
693 |
|
1da177e4c
|
694 695 696 697 698 699 700 701 702 703 704 |
static void check_batteries(struct cardinfo *card) { /* NOTE: this must *never* be called while the card * is doing (bus-to-card) DMA, or you will need the * reset switch */ unsigned char status; int ret1, ret2; status = readb(card->csr_remap + MEMCTRLSTATUS_BATTERY); if (debug & DEBUG_BATTERY_POLLING) |
4e0af881a
|
705 706 707 |
dev_printk(KERN_DEBUG, &card->dev->dev, "checking battery status, 1 = %s, 2 = %s ", |
1da177e4c
|
708 709 710 711 712 713 714 715 716 717 718 719 720 |
(status & BATTERY_1_FAILURE) ? "FAILURE" : "OK", (status & BATTERY_2_FAILURE) ? "FAILURE" : "OK"); ret1 = check_battery(card, 0, !(status & BATTERY_1_FAILURE)); ret2 = check_battery(card, 1, !(status & BATTERY_2_FAILURE)); if (ret1 || ret2) set_fault_to_battery_status(card); } static void check_all_batteries(unsigned long ptr) { int i; |
4e953a216
|
721 |
for (i = 0; i < num_cards; i++) |
1da177e4c
|
722 723 724 725 726 727 728 729 730 731 732 733 |
if (!(cards[i].flags & UM_FLAG_NO_BATT)) { struct cardinfo *card = &cards[i]; spin_lock_bh(&card->lock); if (card->Active >= 0) card->check_batteries = 1; else check_batteries(card); spin_unlock_bh(&card->lock); } init_battery_timer(); } |
458cf5e9b
|
734 |
|
1da177e4c
|
735 736 737 738 739 740 741 |
static void init_battery_timer(void) { init_timer(&battery_timer); battery_timer.function = check_all_batteries; battery_timer.expires = jiffies + (HZ * 60); add_timer(&battery_timer); } |
458cf5e9b
|
742 |
|
1da177e4c
|
743 744 745 746 |
static void del_battery_timer(void) { del_timer(&battery_timer); } |
458cf5e9b
|
747 |
|
1da177e4c
|
748 749 750 751 752 753 754 755 756 757 758 759 760 761 |
/* * Note no locks taken out here. In a worst case scenario, we could drop * a chunk of system memory. But that should never happen, since validation * happens at open or mount time, when locks are held. * * That's crap, since doing that while some partitions are opened * or mounted will give you really nasty results. */ static int mm_revalidate(struct gendisk *disk) { struct cardinfo *card = disk->private_data; set_capacity(disk, card->mm_size << 1); return 0; } |
a885c8c43
|
762 763 |
static int mm_getgeo(struct block_device *bdev, struct hd_geometry *geo) |
1da177e4c
|
764 |
{ |
a885c8c43
|
765 766 |
struct cardinfo *card = bdev->bd_disk->private_data; int size = card->mm_size * (1024 / MM_HARDSECT); |
1da177e4c
|
767 |
|
a885c8c43
|
768 769 770 771 772 773 774 775 776 |
/* * get geometry: we have to fake one... trim the size to a * multiple of 2048 (1M): tell we have 32 sectors, 64 heads, * whatever cylinders. */ geo->heads = 64; geo->sectors = 32; geo->cylinders = size / (geo->heads * geo->sectors); return 0; |
1da177e4c
|
777 |
} |
a885c8c43
|
778 |
|
83d5cde47
|
779 |
static const struct block_device_operations mm_fops = { |
1da177e4c
|
780 |
.owner = THIS_MODULE, |
a885c8c43
|
781 |
.getgeo = mm_getgeo, |
458cf5e9b
|
782 |
.revalidate_disk = mm_revalidate, |
1da177e4c
|
783 |
}; |
458cf5e9b
|
784 |
|
8d85fce77
|
785 |
static int mm_pci_probe(struct pci_dev *dev, const struct pci_device_id *id) |
1da177e4c
|
786 787 788 789 790 791 |
{ int ret = -ENODEV; struct cardinfo *card = &cards[num_cards]; unsigned char mem_present; unsigned char batt_status; unsigned int saved_bar, data; |
ee4a7b687
|
792 793 |
unsigned long csr_base; unsigned long csr_len; |
1da177e4c
|
794 |
int magic_number; |
4e0af881a
|
795 796 797 798 799 |
static int printed_version; if (!printed_version++) printk(KERN_INFO DRIVER_VERSION " : " DRIVER_DESC " "); |
1da177e4c
|
800 |
|
ee4a7b687
|
801 802 803 |
ret = pci_enable_device(dev); if (ret) return ret; |
1da177e4c
|
804 805 806 807 808 |
pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0xF8); pci_set_master(dev); card->dev = dev; |
1da177e4c
|
809 |
|
ee4a7b687
|
810 811 812 813 |
csr_base = pci_resource_start(dev, 0); csr_len = pci_resource_len(dev, 0); if (!csr_base || !csr_len) return -ENODEV; |
1da177e4c
|
814 |
|
4e0af881a
|
815 |
dev_printk(KERN_INFO, &dev->dev, |
458cf5e9b
|
816 817 |
"Micro Memory(tm) controller found (PCI Mem Module (Battery Backup)) "); |
1da177e4c
|
818 |
|
6a35528a8
|
819 |
if (pci_set_dma_mask(dev, DMA_BIT_MASK(64)) && |
284901a90
|
820 |
pci_set_dma_mask(dev, DMA_BIT_MASK(32))) { |
4e0af881a
|
821 822 |
dev_printk(KERN_WARNING, &dev->dev, "NO suitable DMA found "); |
1da177e4c
|
823 824 |
return -ENOMEM; } |
ee4a7b687
|
825 826 827 |
ret = pci_request_regions(dev, DRIVER_NAME); if (ret) { |
4e0af881a
|
828 829 830 |
dev_printk(KERN_ERR, &card->dev->dev, "Unable to request memory region "); |
1da177e4c
|
831 832 |
goto failed_req_csr; } |
ee4a7b687
|
833 |
card->csr_remap = ioremap_nocache(csr_base, csr_len); |
1da177e4c
|
834 |
if (!card->csr_remap) { |
4e0af881a
|
835 836 837 |
dev_printk(KERN_ERR, &card->dev->dev, "Unable to remap memory region "); |
1da177e4c
|
838 839 840 841 |
ret = -ENOMEM; goto failed_remap_csr; } |
4e0af881a
|
842 843 844 |
dev_printk(KERN_INFO, &card->dev->dev, "CSR 0x%08lx -> 0x%p (0x%lx) ", |
ee4a7b687
|
845 |
csr_base, card->csr_remap, csr_len); |
1da177e4c
|
846 |
|
458cf5e9b
|
847 |
switch (card->dev->device) { |
1da177e4c
|
848 849 850 851 852 853 854 855 856 857 858 |
case 0x5415: card->flags |= UM_FLAG_NO_BYTE_STATUS | UM_FLAG_NO_BATTREG; magic_number = 0x59; break; case 0x5425: card->flags |= UM_FLAG_NO_BYTE_STATUS; magic_number = 0x5C; break; case 0x6155: |
458cf5e9b
|
859 860 |
card->flags |= UM_FLAG_NO_BYTE_STATUS | UM_FLAG_NO_BATTREG | UM_FLAG_NO_BATT; |
1da177e4c
|
861 862 863 864 865 866 867 868 869 |
magic_number = 0x99; break; default: magic_number = 0x100; break; } if (readb(card->csr_remap + MEMCTRLSTATUS_MAGIC) != magic_number) { |
4e0af881a
|
870 871 |
dev_printk(KERN_ERR, &card->dev->dev, "Magic number invalid "); |
1da177e4c
|
872 873 874 875 876 |
ret = -ENOMEM; goto failed_magic; } card->mm_pages[0].desc = pci_alloc_consistent(card->dev, |
458cf5e9b
|
877 878 |
PAGE_SIZE * 2, &card->mm_pages[0].page_dma); |
1da177e4c
|
879 |
card->mm_pages[1].desc = pci_alloc_consistent(card->dev, |
458cf5e9b
|
880 881 |
PAGE_SIZE * 2, &card->mm_pages[1].page_dma); |
1da177e4c
|
882 883 |
if (card->mm_pages[0].desc == NULL || card->mm_pages[1].desc == NULL) { |
4e0af881a
|
884 885 |
dev_printk(KERN_ERR, &card->dev->dev, "alloc failed "); |
1da177e4c
|
886 887 888 889 890 891 892 893 894 895 896 897 898 899 |
goto failed_alloc; } reset_page(&card->mm_pages[0]); reset_page(&card->mm_pages[1]); card->Ready = 0; /* page 0 is ready */ card->Active = -1; /* no page is active */ card->bio = NULL; card->biotail = &card->bio; card->queue = blk_alloc_queue(GFP_KERNEL); if (!card->queue) goto failed_alloc; blk_queue_make_request(card->queue, mm_make_request); |
f3c737de8
|
900 |
card->queue->queue_lock = &card->lock; |
1da177e4c
|
901 |
card->queue->queuedata = card; |
1da177e4c
|
902 903 904 905 |
tasklet_init(&card->tasklet, process_page, (unsigned long)card); card->check_batteries = 0; |
4e953a216
|
906 |
|
1da177e4c
|
907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 |
mem_present = readb(card->csr_remap + MEMCTRLSTATUS_MEMORY); switch (mem_present) { case MEM_128_MB: card->mm_size = 1024 * 128; break; case MEM_256_MB: card->mm_size = 1024 * 256; break; case MEM_512_MB: card->mm_size = 1024 * 512; break; case MEM_1_GB: card->mm_size = 1024 * 1024; break; case MEM_2_GB: card->mm_size = 1024 * 2048; break; default: card->mm_size = 0; break; } /* Clear the LED's we control */ set_led(card, LED_REMOVE, LED_OFF); set_led(card, LED_FAULT, LED_OFF); batt_status = readb(card->csr_remap + MEMCTRLSTATUS_BATTERY); card->battery[0].good = !(batt_status & BATTERY_1_FAILURE); card->battery[1].good = !(batt_status & BATTERY_2_FAILURE); card->battery[0].last_change = card->battery[1].last_change = jiffies; |
4e953a216
|
938 |
if (card->flags & UM_FLAG_NO_BATT) |
4e0af881a
|
939 940 941 |
dev_printk(KERN_INFO, &card->dev->dev, "Size %d KB ", card->mm_size); |
1da177e4c
|
942 |
else { |
4e0af881a
|
943 944 945 946 |
dev_printk(KERN_INFO, &card->dev->dev, "Size %d KB, Battery 1 %s (%s), Battery 2 %s (%s) ", card->mm_size, |
458cf5e9b
|
947 |
batt_status & BATTERY_1_DISABLED ? "Disabled" : "Enabled", |
1da177e4c
|
948 |
card->battery[0].good ? "OK" : "FAILURE", |
458cf5e9b
|
949 |
batt_status & BATTERY_2_DISABLED ? "Disabled" : "Enabled", |
1da177e4c
|
950 951 952 953 954 955 956 957 958 959 960 961 962 |
card->battery[1].good ? "OK" : "FAILURE"); set_fault_to_battery_status(card); } pci_read_config_dword(dev, PCI_BASE_ADDRESS_1, &saved_bar); data = 0xffffffff; pci_write_config_dword(dev, PCI_BASE_ADDRESS_1, data); pci_read_config_dword(dev, PCI_BASE_ADDRESS_1, &data); pci_write_config_dword(dev, PCI_BASE_ADDRESS_1, saved_bar); data &= 0xfffffff0; data = ~data; data += 1; |
458cf5e9b
|
963 964 |
if (request_irq(dev->irq, mm_interrupt, IRQF_SHARED, DRIVER_NAME, card)) { |
4e0af881a
|
965 966 967 |
dev_printk(KERN_ERR, &card->dev->dev, "Unable to allocate IRQ "); |
1da177e4c
|
968 |
ret = -ENODEV; |
1da177e4c
|
969 970 |
goto failed_req_irq; } |
4e0af881a
|
971 |
dev_printk(KERN_INFO, &card->dev->dev, |
ee4a7b687
|
972 973 |
"Window size %d bytes, IRQ %d ", data, dev->irq); |
1da177e4c
|
974 |
|
458cf5e9b
|
975 |
spin_lock_init(&card->lock); |
1da177e4c
|
976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 |
pci_set_drvdata(dev, card); if (pci_write_cmd != 0x0F) /* If not Memory Write & Invalidate */ pci_write_cmd = 0x07; /* then Memory Write command */ if (pci_write_cmd & 0x08) { /* use Memory Write and Invalidate */ unsigned short cfg_command; pci_read_config_word(dev, PCI_COMMAND, &cfg_command); cfg_command |= 0x10; /* Memory Write & Invalidate Enable */ pci_write_config_word(dev, PCI_COMMAND, cfg_command); } pci_cmds = (pci_read_cmd << 28) | (pci_write_cmd << 24); num_cards++; if (!get_userbit(card, MEMORY_INITIALIZED)) { |
4e0af881a
|
993 |
dev_printk(KERN_INFO, &card->dev->dev, |
458cf5e9b
|
994 995 |
"memory NOT initialized. Consider over-writing whole device. "); |
1da177e4c
|
996 997 |
card->init_size = 0; } else { |
4e0af881a
|
998 999 1000 |
dev_printk(KERN_INFO, &card->dev->dev, "memory already initialized "); |
1da177e4c
|
1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 |
card->init_size = card->mm_size; } /* Enable ECC */ writeb(EDC_STORE_CORRECT, card->csr_remap + MEMCTRLCMD_ERRCTRL); return 0; failed_req_irq: failed_alloc: if (card->mm_pages[0].desc) pci_free_consistent(card->dev, PAGE_SIZE*2, card->mm_pages[0].desc, card->mm_pages[0].page_dma); if (card->mm_pages[1].desc) pci_free_consistent(card->dev, PAGE_SIZE*2, card->mm_pages[1].desc, card->mm_pages[1].page_dma); failed_magic: |
1da177e4c
|
1020 1021 |
iounmap(card->csr_remap); failed_remap_csr: |
ee4a7b687
|
1022 |
pci_release_regions(dev); |
1da177e4c
|
1023 1024 1025 1026 |
failed_req_csr: return ret; } |
458cf5e9b
|
1027 |
|
1da177e4c
|
1028 1029 1030 1031 1032 |
static void mm_pci_remove(struct pci_dev *dev) { struct cardinfo *card = pci_get_drvdata(dev); tasklet_kill(&card->tasklet); |
ee4a7b687
|
1033 |
free_irq(dev->irq, card); |
1da177e4c
|
1034 |
iounmap(card->csr_remap); |
1da177e4c
|
1035 1036 1037 1038 1039 1040 1041 1042 1043 |
if (card->mm_pages[0].desc) pci_free_consistent(card->dev, PAGE_SIZE*2, card->mm_pages[0].desc, card->mm_pages[0].page_dma); if (card->mm_pages[1].desc) pci_free_consistent(card->dev, PAGE_SIZE*2, card->mm_pages[1].desc, card->mm_pages[1].page_dma); |
1312f40e1
|
1044 |
blk_cleanup_queue(card->queue); |
ee4a7b687
|
1045 1046 1047 |
pci_release_regions(dev); pci_disable_device(dev); |
1da177e4c
|
1048 |
} |
5874c18b1
|
1049 |
static const struct pci_device_id mm_pci_ids[] = { |
458cf5e9b
|
1050 1051 1052 |
{PCI_DEVICE(PCI_VENDOR_ID_MICRO_MEMORY, PCI_DEVICE_ID_MICRO_MEMORY_5415CN)}, {PCI_DEVICE(PCI_VENDOR_ID_MICRO_MEMORY, PCI_DEVICE_ID_MICRO_MEMORY_5425CN)}, {PCI_DEVICE(PCI_VENDOR_ID_MICRO_MEMORY, PCI_DEVICE_ID_MICRO_MEMORY_6155)}, |
5874c18b1
|
1053 |
{ |
1da177e4c
|
1054 1055 |
.vendor = 0x8086, .device = 0xB555, |
458cf5e9b
|
1056 1057 1058 1059 |
.subvendor = 0x1332, .subdevice = 0x5460, .class = 0x050000, .class_mask = 0, |
5874c18b1
|
1060 |
}, { /* end: all zeroes */ } |
1da177e4c
|
1061 1062 1063 1064 1065 |
}; MODULE_DEVICE_TABLE(pci, mm_pci_ids); static struct pci_driver mm_pci_driver = { |
ee4a7b687
|
1066 1067 1068 1069 |
.name = DRIVER_NAME, .id_table = mm_pci_ids, .probe = mm_pci_probe, .remove = mm_pci_remove, |
1da177e4c
|
1070 |
}; |
ee4a7b687
|
1071 |
|
1da177e4c
|
1072 1073 1074 1075 |
static int __init mm_init(void) { int retval, i; int err; |
9bfab8cec
|
1076 |
retval = pci_register_driver(&mm_pci_driver); |
1da177e4c
|
1077 1078 |
if (retval) return -ENOMEM; |
cb3503ca5
|
1079 |
err = major_nr = register_blkdev(0, DRIVER_NAME); |
5a243e0e9
|
1080 1081 |
if (err < 0) { pci_unregister_driver(&mm_pci_driver); |
1da177e4c
|
1082 |
return -EIO; |
5a243e0e9
|
1083 |
} |
1da177e4c
|
1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 |
for (i = 0; i < num_cards; i++) { mm_gendisk[i] = alloc_disk(1 << MM_SHIFT); if (!mm_gendisk[i]) goto out; } for (i = 0; i < num_cards; i++) { struct gendisk *disk = mm_gendisk[i]; sprintf(disk->disk_name, "umem%c", 'a'+i); |
1da177e4c
|
1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 |
spin_lock_init(&cards[i].lock); disk->major = major_nr; disk->first_minor = i << MM_SHIFT; disk->fops = &mm_fops; disk->private_data = &cards[i]; disk->queue = cards[i].queue; set_capacity(disk, cards[i].mm_size << 1); add_disk(disk); } init_battery_timer(); |
4e0af881a
|
1105 1106 |
printk(KERN_INFO "MM: desc_per_page = %ld ", DESC_PER_PAGE); |
1da177e4c
|
1107 1108 1109 1110 1111 |
/* printk("mm_init: Done. 10-19-01 9:00 "); */ return 0; out: |
5a243e0e9
|
1112 |
pci_unregister_driver(&mm_pci_driver); |
cb3503ca5
|
1113 |
unregister_blkdev(major_nr, DRIVER_NAME); |
1da177e4c
|
1114 1115 1116 1117 |
while (i--) put_disk(mm_gendisk[i]); return -ENOMEM; } |
458cf5e9b
|
1118 |
|
1da177e4c
|
1119 1120 1121 1122 1123 |
static void __exit mm_cleanup(void) { int i; del_battery_timer(); |
458cf5e9b
|
1124 |
for (i = 0; i < num_cards ; i++) { |
1da177e4c
|
1125 1126 1127 1128 1129 |
del_gendisk(mm_gendisk[i]); put_disk(mm_gendisk[i]); } pci_unregister_driver(&mm_pci_driver); |
cb3503ca5
|
1130 |
unregister_blkdev(major_nr, DRIVER_NAME); |
1da177e4c
|
1131 1132 1133 1134 1135 1136 1137 1138 |
} module_init(mm_init); module_exit(mm_cleanup); MODULE_AUTHOR(DRIVER_AUTHOR); MODULE_DESCRIPTION(DRIVER_DESC); MODULE_LICENSE("GPL"); |