Blame view
sound/soc/meson/aiu.h
2.24 KB
6ae9ca9ce
|
1 2 3 4 5 6 7 8 9 10 11 12 13 |
/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ /* * Copyright (c) 2018 BayLibre, SAS. * Author: Jerome Brunet <jbrunet@baylibre.com> */ #ifndef _MESON_AIU_H #define _MESON_AIU_H struct clk; struct clk_bulk_data; struct device; struct of_phandle_args; |
6ae9ca9ce
|
14 |
struct snd_soc_dai; |
6ae9ca9ce
|
15 16 17 18 19 20 21 22 23 24 25 26 |
struct snd_soc_dai_ops; enum aiu_clk_ids { PCLK = 0, AOCLK, MCLK, MIXER }; struct aiu_interface { struct clk_bulk_data *clks; unsigned int clk_num; |
6e700f067
|
27 |
int irq; |
6ae9ca9ce
|
28 |
}; |
edc761805
|
29 30 |
struct aiu_platform_data { bool has_acodec; |
3e25c4459
|
31 |
bool has_clk_ctrl_more_i2s_div; |
edc761805
|
32 |
}; |
6ae9ca9ce
|
33 34 35 36 37 |
struct aiu { struct clk *pclk; struct clk *spdif_mclk; struct aiu_interface i2s; struct aiu_interface spdif; |
edc761805
|
38 |
const struct aiu_platform_data *platform; |
6ae9ca9ce
|
39 40 41 42 43 44 45 46 47 48 |
}; #define AIU_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \ SNDRV_PCM_FMTBIT_S20_LE | \ SNDRV_PCM_FMTBIT_S24_LE) int aiu_of_xlate_dai_name(struct snd_soc_component *component, struct of_phandle_args *args, const char **dai_name, unsigned int component_id); |
b82b734c0
|
49 |
int aiu_hdmi_ctrl_register_component(struct device *dev); |
65816025d
|
50 |
int aiu_acodec_ctrl_register_component(struct device *dev); |
b82b734c0
|
51 |
|
6ae9ca9ce
|
52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 |
int aiu_fifo_i2s_dai_probe(struct snd_soc_dai *dai); int aiu_fifo_spdif_dai_probe(struct snd_soc_dai *dai); extern const struct snd_soc_dai_ops aiu_fifo_i2s_dai_ops; extern const struct snd_soc_dai_ops aiu_fifo_spdif_dai_ops; extern const struct snd_soc_dai_ops aiu_encoder_i2s_dai_ops; extern const struct snd_soc_dai_ops aiu_encoder_spdif_dai_ops; #define AIU_IEC958_BPF 0x000 #define AIU_958_MISC 0x010 #define AIU_IEC958_DCU_FF_CTRL 0x01c #define AIU_958_CHSTAT_L0 0x020 #define AIU_958_CHSTAT_L1 0x024 #define AIU_958_CTRL 0x028 #define AIU_I2S_SOURCE_DESC 0x034 #define AIU_I2S_DAC_CFG 0x040 #define AIU_I2S_SYNC 0x044 #define AIU_I2S_MISC 0x048 #define AIU_RST_SOFT 0x054 #define AIU_CLK_CTRL 0x058 #define AIU_CLK_CTRL_MORE 0x064 #define AIU_CODEC_DAC_LRCLK_CTRL 0x0a0 #define AIU_HDMI_CLK_DATA_CTRL 0x0a8 #define AIU_ACODEC_CTRL 0x0b0 #define AIU_958_CHSTAT_R0 0x0c0 #define AIU_958_CHSTAT_R1 0x0c4 #define AIU_MEM_I2S_START 0x180 #define AIU_MEM_I2S_MASKS 0x18c #define AIU_MEM_I2S_CONTROL 0x190 #define AIU_MEM_IEC958_START 0x194 #define AIU_MEM_IEC958_CONTROL 0x1a4 #define AIU_MEM_I2S_BUF_CNTL 0x1d8 #define AIU_MEM_IEC958_BUF_CNTL 0x1fc #endif /* _MESON_AIU_H */ |