Blame view
include/video/sh_mobile_lcdc.h
6.12 KB
cfb4f5d17 fbdev: SuperH Mob... |
1 2 3 4 |
#ifndef __ASM_SH_MOBILE_LCDC_H__ #define __ASM_SH_MOBILE_LCDC_H__ #include <linux/fb.h> |
7caa4342c sh_mobile_meram: ... |
5 |
#include <video/sh_mobile_meram.h> |
cfb4f5d17 fbdev: SuperH Mob... |
6 |
|
ce1c0b087 fbdev: sh_mobile_... |
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 |
/* Register definitions */ #define _LDDCKR 0x410 #define LDDCKR_ICKSEL_BUS (0 << 16) #define LDDCKR_ICKSEL_MIPI (1 << 16) #define LDDCKR_ICKSEL_HDMI (2 << 16) #define LDDCKR_ICKSEL_EXT (3 << 16) #define LDDCKR_ICKSEL_MASK (7 << 16) #define LDDCKR_MOSEL (1 << 6) #define _LDDCKSTPR 0x414 #define _LDINTR 0x468 #define LDINTR_FE (1 << 10) #define LDINTR_VSE (1 << 9) #define LDINTR_VEE (1 << 8) #define LDINTR_FS (1 << 2) #define LDINTR_VSS (1 << 1) #define LDINTR_VES (1 << 0) #define LDINTR_STATUS_MASK (0xff << 0) #define _LDSR 0x46c #define LDSR_MSS (1 << 10) #define LDSR_MRS (1 << 8) #define LDSR_AS (1 << 1) #define _LDCNT1R 0x470 #define LDCNT1R_DE (1 << 0) #define _LDCNT2R 0x474 #define LDCNT2R_BR (1 << 8) #define LDCNT2R_MD (1 << 3) #define LDCNT2R_SE (1 << 2) #define LDCNT2R_ME (1 << 1) #define LDCNT2R_DO (1 << 0) #define _LDRCNTR 0x478 #define LDRCNTR_SRS (1 << 17) #define LDRCNTR_SRC (1 << 16) #define LDRCNTR_MRS (1 << 1) #define LDRCNTR_MRC (1 << 0) #define _LDDDSR 0x47c #define LDDDSR_LS (1 << 2) #define LDDDSR_WS (1 << 1) #define LDDDSR_BS (1 << 0) #define LDMT1R_VPOL (1 << 28) #define LDMT1R_HPOL (1 << 27) #define LDMT1R_DWPOL (1 << 26) #define LDMT1R_DIPOL (1 << 25) #define LDMT1R_DAPOL (1 << 24) #define LDMT1R_HSCNT (1 << 17) #define LDMT1R_DWCNT (1 << 16) #define LDMT1R_IFM (1 << 12) #define LDMT1R_MIFTYP_RGB8 (0x0 << 0) #define LDMT1R_MIFTYP_RGB9 (0x4 << 0) #define LDMT1R_MIFTYP_RGB12A (0x5 << 0) #define LDMT1R_MIFTYP_RGB12B (0x6 << 0) #define LDMT1R_MIFTYP_RGB16 (0x7 << 0) #define LDMT1R_MIFTYP_RGB18 (0xa << 0) #define LDMT1R_MIFTYP_RGB24 (0xb << 0) #define LDMT1R_MIFTYP_YCBCR (0xf << 0) #define LDMT1R_MIFTYP_SYS8A (0x0 << 0) #define LDMT1R_MIFTYP_SYS8B (0x1 << 0) #define LDMT1R_MIFTYP_SYS8C (0x2 << 0) #define LDMT1R_MIFTYP_SYS8D (0x3 << 0) #define LDMT1R_MIFTYP_SYS9 (0x4 << 0) #define LDMT1R_MIFTYP_SYS12 (0x5 << 0) #define LDMT1R_MIFTYP_SYS16A (0x7 << 0) #define LDMT1R_MIFTYP_SYS16B (0x8 << 0) #define LDMT1R_MIFTYP_SYS16C (0x9 << 0) #define LDMT1R_MIFTYP_SYS18 (0xa << 0) #define LDMT1R_MIFTYP_SYS24 (0xb << 0) #define LDMT1R_MIFTYP_MASK (0xf << 0) #define LDDFR_CF1 (1 << 18) #define LDDFR_CF0 (1 << 17) #define LDDFR_CC (1 << 16) #define LDDFR_YF_420 (0 << 8) #define LDDFR_YF_422 (1 << 8) #define LDDFR_YF_444 (2 << 8) #define LDDFR_YF_MASK (3 << 8) #define LDDFR_PKF_ARGB32 (0x00 << 0) #define LDDFR_PKF_RGB16 (0x03 << 0) #define LDDFR_PKF_RGB24 (0x0b << 0) #define LDDFR_PKF_MASK (0x1f << 0) #define LDSM1R_OS (1 << 0) #define LDSM2R_OSTRG (1 << 0) #define LDPMR_LPS (3 << 0) #define _LDDWD0R 0x800 #define LDDWDxR_WDACT (1 << 28) #define LDDWDxR_RSW (1 << 24) #define _LDDRDR 0x840 #define LDDRDR_RSR (1 << 24) #define LDDRDR_DRD_MASK (0x3ffff << 0) #define _LDDWAR 0x900 #define LDDWAR_WA (1 << 0) #define _LDDRAR 0x904 #define LDDRAR_RA (1 << 0) |
1430e006a sh: add a YUV422 ... |
103 |
enum { |
ce1c0b087 fbdev: sh_mobile_... |
104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 |
RGB8 = LDMT1R_MIFTYP_RGB8, /* 24bpp, 8:8:8 */ RGB9 = LDMT1R_MIFTYP_RGB9, /* 18bpp, 9:9 */ RGB12A = LDMT1R_MIFTYP_RGB12A, /* 24bpp, 12:12 */ RGB12B = LDMT1R_MIFTYP_RGB12B, /* 12bpp */ RGB16 = LDMT1R_MIFTYP_RGB16, /* 16bpp */ RGB18 = LDMT1R_MIFTYP_RGB18, /* 18bpp */ RGB24 = LDMT1R_MIFTYP_RGB24, /* 24bpp */ YUV422 = LDMT1R_MIFTYP_YCBCR, /* 16bpp */ SYS8A = LDMT1R_IFM | LDMT1R_MIFTYP_SYS8A, /* 24bpp, 8:8:8 */ SYS8B = LDMT1R_IFM | LDMT1R_MIFTYP_SYS8B, /* 18bpp, 8:8:2 */ SYS8C = LDMT1R_IFM | LDMT1R_MIFTYP_SYS8C, /* 18bpp, 2:8:8 */ SYS8D = LDMT1R_IFM | LDMT1R_MIFTYP_SYS8D, /* 16bpp, 8:8 */ SYS9 = LDMT1R_IFM | LDMT1R_MIFTYP_SYS9, /* 18bpp, 9:9 */ SYS12 = LDMT1R_IFM | LDMT1R_MIFTYP_SYS12, /* 24bpp, 12:12 */ SYS16A = LDMT1R_IFM | LDMT1R_MIFTYP_SYS16A, /* 16bpp */ SYS16B = LDMT1R_IFM | LDMT1R_MIFTYP_SYS16B, /* 18bpp, 16:2 */ SYS16C = LDMT1R_IFM | LDMT1R_MIFTYP_SYS16C, /* 18bpp, 2:16 */ SYS18 = LDMT1R_IFM | LDMT1R_MIFTYP_SYS18, /* 18bpp */ SYS24 = LDMT1R_IFM | LDMT1R_MIFTYP_SYS24, /* 24bpp */ |
1430e006a sh: add a YUV422 ... |
123 |
}; |
cfb4f5d17 fbdev: SuperH Mob... |
124 125 126 127 128 129 |
enum { LCDC_CHAN_DISABLED = 0, LCDC_CHAN_MAINLCD, LCDC_CHAN_SUBLCD }; enum { LCDC_CLK_BUS, LCDC_CLK_PERIPHERAL, LCDC_CLK_EXTERNAL }; |
f400f510d video: add sh_mob... |
130 131 132 133 134 |
#define LCDC_FLAGS_DWPOL (1 << 0) /* Rising edge dot clock data latch */ #define LCDC_FLAGS_DIPOL (1 << 1) /* Active low display enable polarity */ #define LCDC_FLAGS_DAPOL (1 << 2) /* Active low display data polarity */ #define LCDC_FLAGS_HSCNT (1 << 3) /* Disable HSYNC during VBLANK */ #define LCDC_FLAGS_DWCNT (1 << 4) /* Disable dotclock during blanking */ |
cfb4f5d17 fbdev: SuperH Mob... |
135 136 137 |
struct sh_mobile_lcdc_sys_bus_cfg { unsigned long ldmt2r; unsigned long ldmt3r; |
8564557a0 video: sh_mobile_... |
138 |
unsigned long deferred_io_msec; |
cfb4f5d17 fbdev: SuperH Mob... |
139 140 141 142 143 144 145 |
}; struct sh_mobile_lcdc_sys_bus_ops { void (*write_index)(void *handle, unsigned long data); void (*write_data)(void *handle, unsigned long data); unsigned long (*read_data)(void *handle); }; |
6de9edd5b fbdev: sh_mobile_... |
146 |
struct module; |
cfb4f5d17 fbdev: SuperH Mob... |
147 |
struct sh_mobile_lcdc_board_cfg { |
6de9edd5b fbdev: sh_mobile_... |
148 |
struct module *owner; |
cfb4f5d17 fbdev: SuperH Mob... |
149 150 151 |
void *board_data; int (*setup_sys)(void *board_data, void *sys_ops_handle, struct sh_mobile_lcdc_sys_bus_ops *sys_ops); |
ef61aae4d sh: add a start_t... |
152 153 |
void (*start_transfer)(void *board_data, void *sys_ops_handle, struct sh_mobile_lcdc_sys_bus_ops *sys_ops); |
c24393981 sh: add a paramet... |
154 |
void (*display_on)(void *board_data, struct fb_info *info); |
cfb4f5d17 fbdev: SuperH Mob... |
155 |
void (*display_off)(void *board_data); |
3b0fd9d75 fbdev: sh_mobile_... |
156 157 |
int (*set_brightness)(void *board_data, int brightness); int (*get_brightness)(void *board_data); |
cfb4f5d17 fbdev: SuperH Mob... |
158 |
}; |
ce9c008c8 video: export sh_... |
159 160 161 162 |
struct sh_mobile_lcdc_lcd_size_cfg { /* width and height of panel in mm */ unsigned long width; unsigned long height; }; |
3b0fd9d75 fbdev: sh_mobile_... |
163 164 165 166 167 |
/* backlight info */ struct sh_mobile_lcdc_bl_info { const char *name; int max_brightness; }; |
cfb4f5d17 fbdev: SuperH Mob... |
168 169 |
struct sh_mobile_lcdc_chan_cfg { int chan; |
edd153a3e fbdev: sh_mobile_... |
170 171 |
int fourcc; int colorspace; |
cfb4f5d17 fbdev: SuperH Mob... |
172 173 |
int interface_type; /* selects RGBn or SYSn I/F, see above */ int clock_divider; |
f400f510d video: add sh_mob... |
174 |
unsigned long flags; /* LCDC_FLAGS_... */ |
44432407d fbdev: sh_mobile_... |
175 176 |
const struct fb_videomode *lcd_cfg; int num_cfg; |
ce9c008c8 video: export sh_... |
177 |
struct sh_mobile_lcdc_lcd_size_cfg lcd_size_cfg; |
cfb4f5d17 fbdev: SuperH Mob... |
178 |
struct sh_mobile_lcdc_board_cfg board_cfg; |
3b0fd9d75 fbdev: sh_mobile_... |
179 |
struct sh_mobile_lcdc_bl_info bl_info; |
cfb4f5d17 fbdev: SuperH Mob... |
180 |
struct sh_mobile_lcdc_sys_bus_cfg sys_bus_cfg; /* only for SYSn I/F */ |
7caa4342c sh_mobile_meram: ... |
181 |
struct sh_mobile_meram_cfg *meram_cfg; |
cfb4f5d17 fbdev: SuperH Mob... |
182 183 184 |
}; struct sh_mobile_lcdc_info { |
cfb4f5d17 fbdev: SuperH Mob... |
185 186 |
int clock_source; struct sh_mobile_lcdc_chan_cfg ch[2]; |
7caa4342c sh_mobile_meram: ... |
187 |
struct sh_mobile_meram_info *meram_dev; |
cfb4f5d17 fbdev: SuperH Mob... |
188 189 190 |
}; #endif /* __ASM_SH_MOBILE_LCDC_H__ */ |