Blame view
include/drm/i915_pciids.h
20.1 KB
a0a180754
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 |
/* * Copyright 2013 Intel Corporation * All Rights Reserved. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the * "Software"), to deal in the Software without restriction, including * without limitation the rights to use, copy, modify, merge, publish, * distribute, sub license, and/or sell copies of the Software, and to * permit persons to whom the Software is furnished to do so, subject to * the following conditions: * * The above copyright notice and this permission notice (including the * next paragraph) shall be included in all copies or substantial portions * of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER * DEALINGS IN THE SOFTWARE. */ #ifndef _I915_PCIIDS_H #define _I915_PCIIDS_H /* * A pci_device_id struct { * __u32 vendor, device; * __u32 subvendor, subdevice; * __u32 class, class_mask; * kernel_ulong_t driver_data; * }; * Don't use C99 here because "class" is reserved and we want to * give userspace flexibility. */ #define INTEL_VGA_DEVICE(id, info) { \ 0x8086, id, \ ~0, ~0, \ 0x030000, 0xff0000, \ (unsigned long) info } #define INTEL_QUANTA_VGA_DEVICE(info) { \ 0x8086, 0x16a, \ 0x152d, 0x8990, \ 0x030000, 0xff0000, \ (unsigned long) info } |
92a0256e9
|
49 50 51 52 53 54 55 |
#define INTEL_I810_IDS(info) \ INTEL_VGA_DEVICE(0x7121, info), /* I810 */ \ INTEL_VGA_DEVICE(0x7123, info), /* I810_DC100 */ \ INTEL_VGA_DEVICE(0x7125, info) /* I810_E */ #define INTEL_I815_IDS(info) \ INTEL_VGA_DEVICE(0x1132, info) /* I815*/ |
a0a180754
|
56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 |
#define INTEL_I830_IDS(info) \ INTEL_VGA_DEVICE(0x3577, info) #define INTEL_I845G_IDS(info) \ INTEL_VGA_DEVICE(0x2562, info) #define INTEL_I85X_IDS(info) \ INTEL_VGA_DEVICE(0x3582, info), /* I855_GM */ \ INTEL_VGA_DEVICE(0x358e, info) #define INTEL_I865G_IDS(info) \ INTEL_VGA_DEVICE(0x2572, info) /* I865_G */ #define INTEL_I915G_IDS(info) \ INTEL_VGA_DEVICE(0x2582, info), /* I915_G */ \ INTEL_VGA_DEVICE(0x258a, info) /* E7221_G */ #define INTEL_I915GM_IDS(info) \ INTEL_VGA_DEVICE(0x2592, info) /* I915_GM */ #define INTEL_I945G_IDS(info) \ INTEL_VGA_DEVICE(0x2772, info) /* I945_G */ #define INTEL_I945GM_IDS(info) \ INTEL_VGA_DEVICE(0x27a2, info), /* I945_GM */ \ INTEL_VGA_DEVICE(0x27ae, info) /* I945_GME */ #define INTEL_I965G_IDS(info) \ INTEL_VGA_DEVICE(0x2972, info), /* I946_GZ */ \ INTEL_VGA_DEVICE(0x2982, info), /* G35_G */ \ INTEL_VGA_DEVICE(0x2992, info), /* I965_Q */ \ INTEL_VGA_DEVICE(0x29a2, info) /* I965_G */ #define INTEL_G33_IDS(info) \ INTEL_VGA_DEVICE(0x29b2, info), /* Q35_G */ \ INTEL_VGA_DEVICE(0x29c2, info), /* G33_G */ \ INTEL_VGA_DEVICE(0x29d2, info) /* Q33_G */ #define INTEL_I965GM_IDS(info) \ INTEL_VGA_DEVICE(0x2a02, info), /* I965_GM */ \ INTEL_VGA_DEVICE(0x2a12, info) /* I965_GME */ #define INTEL_GM45_IDS(info) \ INTEL_VGA_DEVICE(0x2a42, info) /* GM45_G */ #define INTEL_G45_IDS(info) \ INTEL_VGA_DEVICE(0x2e02, info), /* IGD_E_G */ \ INTEL_VGA_DEVICE(0x2e12, info), /* Q45_G */ \ INTEL_VGA_DEVICE(0x2e22, info), /* G45_G */ \ INTEL_VGA_DEVICE(0x2e32, info), /* G41_G */ \ INTEL_VGA_DEVICE(0x2e42, info), /* B43_G */ \ INTEL_VGA_DEVICE(0x2e92, info) /* B43_G.1 */ |
86d35d4e7
|
108 109 110 111 |
#define INTEL_PINEVIEW_G_IDS(info) \ INTEL_VGA_DEVICE(0xa001, info) #define INTEL_PINEVIEW_M_IDS(info) \ |
a0a180754
|
112 113 114 115 116 117 118 |
INTEL_VGA_DEVICE(0xa011, info) #define INTEL_IRONLAKE_D_IDS(info) \ INTEL_VGA_DEVICE(0x0042, info) #define INTEL_IRONLAKE_M_IDS(info) \ INTEL_VGA_DEVICE(0x0046, info) |
0890540e2
|
119 |
#define INTEL_SNB_D_GT1_IDS(info) \ |
a0a180754
|
120 |
INTEL_VGA_DEVICE(0x0102, info), \ |
a0a180754
|
121 |
INTEL_VGA_DEVICE(0x010A, info) |
0890540e2
|
122 123 124 125 126 127 128 129 130 131 132 133 |
#define INTEL_SNB_D_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x0112, info), \ INTEL_VGA_DEVICE(0x0122, info) #define INTEL_SNB_D_IDS(info) \ INTEL_SNB_D_GT1_IDS(info), \ INTEL_SNB_D_GT2_IDS(info) #define INTEL_SNB_M_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x0106, info) #define INTEL_SNB_M_GT2_IDS(info) \ |
a0a180754
|
134 135 |
INTEL_VGA_DEVICE(0x0116, info), \ INTEL_VGA_DEVICE(0x0126, info) |
0890540e2
|
136 137 138 139 140 141 142 143 144 |
#define INTEL_SNB_M_IDS(info) \ INTEL_SNB_M_GT1_IDS(info), \ INTEL_SNB_M_GT2_IDS(info) #define INTEL_IVB_M_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x0156, info) /* GT1 mobile */ #define INTEL_IVB_M_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x0166, info) /* GT2 mobile */ |
a0a180754
|
145 |
#define INTEL_IVB_M_IDS(info) \ |
0890540e2
|
146 147 |
INTEL_IVB_M_GT1_IDS(info), \ INTEL_IVB_M_GT2_IDS(info) |
a0a180754
|
148 |
|
0890540e2
|
149 |
#define INTEL_IVB_D_GT1_IDS(info) \ |
a0a180754
|
150 |
INTEL_VGA_DEVICE(0x0152, info), /* GT1 desktop */ \ |
0890540e2
|
151 152 153 |
INTEL_VGA_DEVICE(0x015a, info) /* GT1 server */ #define INTEL_IVB_D_GT2_IDS(info) \ |
a0a180754
|
154 |
INTEL_VGA_DEVICE(0x0162, info), /* GT2 desktop */ \ |
a0a180754
|
155 |
INTEL_VGA_DEVICE(0x016a, info) /* GT2 server */ |
0890540e2
|
156 157 158 |
#define INTEL_IVB_D_IDS(info) \ INTEL_IVB_D_GT1_IDS(info), \ INTEL_IVB_D_GT2_IDS(info) |
a0a180754
|
159 160 |
#define INTEL_IVB_Q_IDS(info) \ INTEL_QUANTA_VGA_DEVICE(info) /* Quanta transcode */ |
4ae61358c
|
161 162 163 164 165 166 167 168 |
#define INTEL_HSW_ULT_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x0A02, info), /* ULT GT1 desktop */ \ INTEL_VGA_DEVICE(0x0A0A, info), /* ULT GT1 server */ \ INTEL_VGA_DEVICE(0x0A0B, info), /* ULT GT1 reserved */ \ INTEL_VGA_DEVICE(0x0A06, info) /* ULT GT1 mobile */ #define INTEL_HSW_ULX_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x0A0E, info) /* ULX GT1 mobile */ |
0890540e2
|
169 |
#define INTEL_HSW_GT1_IDS(info) \ |
4ae61358c
|
170 171 |
INTEL_HSW_ULT_GT1_IDS(info), \ INTEL_HSW_ULX_GT1_IDS(info), \ |
a0a180754
|
172 |
INTEL_VGA_DEVICE(0x0402, info), /* GT1 desktop */ \ |
a0a180754
|
173 |
INTEL_VGA_DEVICE(0x040a, info), /* GT1 server */ \ |
a0a180754
|
174 |
INTEL_VGA_DEVICE(0x040B, info), /* GT1 reserved */ \ |
a0a180754
|
175 |
INTEL_VGA_DEVICE(0x040E, info), /* GT1 reserved */ \ |
a0a180754
|
176 |
INTEL_VGA_DEVICE(0x0C02, info), /* SDV GT1 desktop */ \ |
a0a180754
|
177 |
INTEL_VGA_DEVICE(0x0C0A, info), /* SDV GT1 server */ \ |
a0a180754
|
178 |
INTEL_VGA_DEVICE(0x0C0B, info), /* SDV GT1 reserved */ \ |
a0a180754
|
179 |
INTEL_VGA_DEVICE(0x0C0E, info), /* SDV GT1 reserved */ \ |
a0a180754
|
180 |
INTEL_VGA_DEVICE(0x0D02, info), /* CRW GT1 desktop */ \ |
a0a180754
|
181 |
INTEL_VGA_DEVICE(0x0D0A, info), /* CRW GT1 server */ \ |
a0a180754
|
182 |
INTEL_VGA_DEVICE(0x0D0B, info), /* CRW GT1 reserved */ \ |
a0a180754
|
183 |
INTEL_VGA_DEVICE(0x0D0E, info), /* CRW GT1 reserved */ \ |
a0a180754
|
184 |
INTEL_VGA_DEVICE(0x0406, info), /* GT1 mobile */ \ |
0890540e2
|
185 |
INTEL_VGA_DEVICE(0x0C06, info), /* SDV GT1 mobile */ \ |
0890540e2
|
186 |
INTEL_VGA_DEVICE(0x0D06, info) /* CRW GT1 mobile */ |
4ae61358c
|
187 188 189 190 191 192 193 194 |
#define INTEL_HSW_ULT_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x0A12, info), /* ULT GT2 desktop */ \ INTEL_VGA_DEVICE(0x0A1A, info), /* ULT GT2 server */ \ INTEL_VGA_DEVICE(0x0A1B, info), /* ULT GT2 reserved */ \ INTEL_VGA_DEVICE(0x0A16, info) /* ULT GT2 mobile */ #define INTEL_HSW_ULX_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x0A1E, info) /* ULX GT2 mobile */ \ |
0890540e2
|
195 |
#define INTEL_HSW_GT2_IDS(info) \ |
4ae61358c
|
196 197 |
INTEL_HSW_ULT_GT2_IDS(info), \ INTEL_HSW_ULX_GT2_IDS(info), \ |
0890540e2
|
198 199 200 201 202 203 204 205 |
INTEL_VGA_DEVICE(0x0412, info), /* GT2 desktop */ \ INTEL_VGA_DEVICE(0x041a, info), /* GT2 server */ \ INTEL_VGA_DEVICE(0x041B, info), /* GT2 reserved */ \ INTEL_VGA_DEVICE(0x041E, info), /* GT2 reserved */ \ INTEL_VGA_DEVICE(0x0C12, info), /* SDV GT2 desktop */ \ INTEL_VGA_DEVICE(0x0C1A, info), /* SDV GT2 server */ \ INTEL_VGA_DEVICE(0x0C1B, info), /* SDV GT2 reserved */ \ INTEL_VGA_DEVICE(0x0C1E, info), /* SDV GT2 reserved */ \ |
0890540e2
|
206 207 208 209 |
INTEL_VGA_DEVICE(0x0D12, info), /* CRW GT2 desktop */ \ INTEL_VGA_DEVICE(0x0D1A, info), /* CRW GT2 server */ \ INTEL_VGA_DEVICE(0x0D1B, info), /* CRW GT2 reserved */ \ INTEL_VGA_DEVICE(0x0D1E, info), /* CRW GT2 reserved */ \ |
a0a180754
|
210 211 |
INTEL_VGA_DEVICE(0x0416, info), /* GT2 mobile */ \ INTEL_VGA_DEVICE(0x0426, info), /* GT2 mobile */ \ |
a0a180754
|
212 |
INTEL_VGA_DEVICE(0x0C16, info), /* SDV GT2 mobile */ \ |
0890540e2
|
213 |
INTEL_VGA_DEVICE(0x0D16, info) /* CRW GT2 mobile */ |
4ae61358c
|
214 215 216 217 218 219 |
#define INTEL_HSW_ULT_GT3_IDS(info) \ INTEL_VGA_DEVICE(0x0A22, info), /* ULT GT3 desktop */ \ INTEL_VGA_DEVICE(0x0A2A, info), /* ULT GT3 server */ \ INTEL_VGA_DEVICE(0x0A2B, info), /* ULT GT3 reserved */ \ INTEL_VGA_DEVICE(0x0A26, info), /* ULT GT3 mobile */ \ INTEL_VGA_DEVICE(0x0A2E, info) /* ULT GT3 reserved */ |
0890540e2
|
220 |
#define INTEL_HSW_GT3_IDS(info) \ |
4ae61358c
|
221 |
INTEL_HSW_ULT_GT3_IDS(info), \ |
0890540e2
|
222 223 224 225 226 227 228 229 |
INTEL_VGA_DEVICE(0x0422, info), /* GT3 desktop */ \ INTEL_VGA_DEVICE(0x042a, info), /* GT3 server */ \ INTEL_VGA_DEVICE(0x042B, info), /* GT3 reserved */ \ INTEL_VGA_DEVICE(0x042E, info), /* GT3 reserved */ \ INTEL_VGA_DEVICE(0x0C22, info), /* SDV GT3 desktop */ \ INTEL_VGA_DEVICE(0x0C2A, info), /* SDV GT3 server */ \ INTEL_VGA_DEVICE(0x0C2B, info), /* SDV GT3 reserved */ \ INTEL_VGA_DEVICE(0x0C2E, info), /* SDV GT3 reserved */ \ |
0890540e2
|
230 231 232 233 234 |
INTEL_VGA_DEVICE(0x0D22, info), /* CRW GT3 desktop */ \ INTEL_VGA_DEVICE(0x0D2A, info), /* CRW GT3 server */ \ INTEL_VGA_DEVICE(0x0D2B, info), /* CRW GT3 reserved */ \ INTEL_VGA_DEVICE(0x0D2E, info), /* CRW GT3 reserved */ \ INTEL_VGA_DEVICE(0x0C26, info), /* SDV GT3 mobile */ \ |
a0a180754
|
235 |
INTEL_VGA_DEVICE(0x0D26, info) /* CRW GT3 mobile */ |
0890540e2
|
236 237 238 239 |
#define INTEL_HSW_IDS(info) \ INTEL_HSW_GT1_IDS(info), \ INTEL_HSW_GT2_IDS(info), \ INTEL_HSW_GT3_IDS(info) |
8d9c20e1d
|
240 |
#define INTEL_VLV_IDS(info) \ |
a0a180754
|
241 242 243 |
INTEL_VGA_DEVICE(0x0f30, info), \ INTEL_VGA_DEVICE(0x0f31, info), \ INTEL_VGA_DEVICE(0x0f32, info), \ |
f2bde2546
|
244 |
INTEL_VGA_DEVICE(0x0f33, info) |
a0a180754
|
245 |
|
4ae61358c
|
246 |
#define INTEL_BDW_ULT_GT1_IDS(info) \ |
44e5e28bf
|
247 |
INTEL_VGA_DEVICE(0x1606, info), /* GT1 ULT */ \ |
4ae61358c
|
248 249 250 251 252 253 254 255 256 |
INTEL_VGA_DEVICE(0x160B, info) /* GT1 Iris */ #define INTEL_BDW_ULX_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x160E, info) /* GT1 ULX */ #define INTEL_BDW_GT1_IDS(info) \ INTEL_BDW_ULT_GT1_IDS(info), \ INTEL_BDW_ULX_GT1_IDS(info), \ INTEL_VGA_DEVICE(0x1602, info), /* GT1 ULT */ \ |
0890540e2
|
257 258 |
INTEL_VGA_DEVICE(0x160A, info), /* GT1 Server */ \ INTEL_VGA_DEVICE(0x160D, info) /* GT1 Workstation */ |
4ae61358c
|
259 |
#define INTEL_BDW_ULT_GT2_IDS(info) \ |
44e5e28bf
|
260 |
INTEL_VGA_DEVICE(0x1616, info), /* GT2 ULT */ \ |
4ae61358c
|
261 262 263 264 265 266 267 268 269 |
INTEL_VGA_DEVICE(0x161B, info) /* GT2 ULT */ #define INTEL_BDW_ULX_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x161E, info) /* GT2 ULX */ #define INTEL_BDW_GT2_IDS(info) \ INTEL_BDW_ULT_GT2_IDS(info), \ INTEL_BDW_ULX_GT2_IDS(info), \ INTEL_VGA_DEVICE(0x1612, info), /* GT2 Halo */ \ |
44e5e28bf
|
270 271 |
INTEL_VGA_DEVICE(0x161A, info), /* GT2 Server */ \ INTEL_VGA_DEVICE(0x161D, info) /* GT2 Workstation */ |
fd3c269f8
|
272 |
|
4ae61358c
|
273 274 275 276 277 278 |
#define INTEL_BDW_ULT_GT3_IDS(info) \ INTEL_VGA_DEVICE(0x1626, info), /* ULT */ \ INTEL_VGA_DEVICE(0x162B, info) /* Iris */ \ #define INTEL_BDW_ULX_GT3_IDS(info) \ INTEL_VGA_DEVICE(0x162E, info) /* ULX */ |
8d9c20e1d
|
279 |
#define INTEL_BDW_GT3_IDS(info) \ |
4ae61358c
|
280 281 |
INTEL_BDW_ULT_GT3_IDS(info), \ INTEL_BDW_ULX_GT3_IDS(info), \ |
44e5e28bf
|
282 |
INTEL_VGA_DEVICE(0x1622, info), /* ULT */ \ |
44e5e28bf
|
283 284 |
INTEL_VGA_DEVICE(0x162A, info), /* Server */ \ INTEL_VGA_DEVICE(0x162D, info) /* Workstation */ |
4d4dead67
|
285 |
|
4ae61358c
|
286 287 288 289 290 291 |
#define INTEL_BDW_ULT_RSVD_IDS(info) \ INTEL_VGA_DEVICE(0x1636, info), /* ULT */ \ INTEL_VGA_DEVICE(0x163B, info) /* Iris */ #define INTEL_BDW_ULX_RSVD_IDS(info) \ INTEL_VGA_DEVICE(0x163E, info) /* ULX */ |
0784bc624
|
292 |
#define INTEL_BDW_RSVD_IDS(info) \ |
4ae61358c
|
293 294 |
INTEL_BDW_ULT_RSVD_IDS(info), \ INTEL_BDW_ULX_RSVD_IDS(info), \ |
44e5e28bf
|
295 |
INTEL_VGA_DEVICE(0x1632, info), /* ULT */ \ |
44e5e28bf
|
296 297 |
INTEL_VGA_DEVICE(0x163A, info), /* Server */ \ INTEL_VGA_DEVICE(0x163D, info) /* Workstation */ |
fb7023e0e
|
298 |
|
8d9c20e1d
|
299 |
#define INTEL_BDW_IDS(info) \ |
0890540e2
|
300 301 |
INTEL_BDW_GT1_IDS(info), \ INTEL_BDW_GT2_IDS(info), \ |
8d9c20e1d
|
302 |
INTEL_BDW_GT3_IDS(info), \ |
0784bc624
|
303 |
INTEL_BDW_RSVD_IDS(info) |
fd3c269f8
|
304 |
|
7d87a7f70
|
305 306 307 308 309 |
#define INTEL_CHV_IDS(info) \ INTEL_VGA_DEVICE(0x22b0, info), \ INTEL_VGA_DEVICE(0x22b1, info), \ INTEL_VGA_DEVICE(0x22b2, info), \ INTEL_VGA_DEVICE(0x22b3, info) |
4ae61358c
|
310 311 312 313 314 |
#define INTEL_SKL_ULT_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x1906, info) /* ULT GT1 */ #define INTEL_SKL_ULX_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x190E, info) /* ULX GT1 */ |
bf2b8a515
|
315 |
#define INTEL_SKL_GT1_IDS(info) \ |
4ae61358c
|
316 317 |
INTEL_SKL_ULT_GT1_IDS(info), \ INTEL_SKL_ULX_GT1_IDS(info), \ |
bf2b8a515
|
318 319 320 |
INTEL_VGA_DEVICE(0x1902, info), /* DT GT1 */ \ INTEL_VGA_DEVICE(0x190B, info), /* Halo GT1 */ \ INTEL_VGA_DEVICE(0x190A, info) /* SRV GT1 */ |
4ae61358c
|
321 |
#define INTEL_SKL_ULT_GT2_IDS(info) \ |
bf2b8a515
|
322 |
INTEL_VGA_DEVICE(0x1916, info), /* ULT GT2 */ \ |
4ae61358c
|
323 324 325 326 327 328 329 330 |
INTEL_VGA_DEVICE(0x1921, info) /* ULT GT2F */ #define INTEL_SKL_ULX_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x191E, info) /* ULX GT2 */ #define INTEL_SKL_GT2_IDS(info) \ INTEL_SKL_ULT_GT2_IDS(info), \ INTEL_SKL_ULX_GT2_IDS(info), \ |
72bbf0af0
|
331 |
INTEL_VGA_DEVICE(0x1912, info), /* DT GT2 */ \ |
72bbf0af0
|
332 |
INTEL_VGA_DEVICE(0x191B, info), /* Halo GT2 */ \ |
72bbf0af0
|
333 |
INTEL_VGA_DEVICE(0x191A, info), /* SRV GT2 */ \ |
72bbf0af0
|
334 |
INTEL_VGA_DEVICE(0x191D, info) /* WKS GT2 */ |
4ae61358c
|
335 336 |
#define INTEL_SKL_ULT_GT3_IDS(info) \ INTEL_VGA_DEVICE(0x1926, info) /* ULT GT3 */ |
bf2b8a515
|
337 |
#define INTEL_SKL_GT3_IDS(info) \ |
4ae61358c
|
338 |
INTEL_SKL_ULT_GT3_IDS(info), \ |
7157bb27e
|
339 |
INTEL_VGA_DEVICE(0x1923, info), /* ULT GT3 */ \ |
7157bb27e
|
340 |
INTEL_VGA_DEVICE(0x1927, info), /* ULT GT3 */ \ |
ca7a45ba6
|
341 342 |
INTEL_VGA_DEVICE(0x192B, info), /* Halo GT3 */ \ INTEL_VGA_DEVICE(0x192D, info) /* SRV GT3 */ |
bf2b8a515
|
343 |
|
15620206a
|
344 345 346 347 |
#define INTEL_SKL_GT4_IDS(info) \ INTEL_VGA_DEVICE(0x1932, info), /* DT GT4 */ \ INTEL_VGA_DEVICE(0x193B, info), /* Halo GT4 */ \ INTEL_VGA_DEVICE(0x193D, info), /* WKS GT4 */ \ |
5390974f9
|
348 349 |
INTEL_VGA_DEVICE(0x192A, info), /* SRV GT4 */ \ INTEL_VGA_DEVICE(0x193A, info) /* SRV GT4e */ |
15620206a
|
350 351 |
#define INTEL_SKL_IDS(info) \ |
bf2b8a515
|
352 353 |
INTEL_SKL_GT1_IDS(info), \ INTEL_SKL_GT2_IDS(info), \ |
15620206a
|
354 355 |
INTEL_SKL_GT3_IDS(info), \ INTEL_SKL_GT4_IDS(info) |
bf2b8a515
|
356 |
|
1347f5b46
|
357 358 |
#define INTEL_BXT_IDS(info) \ INTEL_VGA_DEVICE(0x0A84, info), \ |
ee87697f8
|
359 |
INTEL_VGA_DEVICE(0x1A84, info), \ |
985dd4360
|
360 361 362 |
INTEL_VGA_DEVICE(0x1A85, info), \ INTEL_VGA_DEVICE(0x5A84, info), /* APL HD Graphics 505 */ \ INTEL_VGA_DEVICE(0x5A85, info) /* APL HD Graphics 500 */ |
1347f5b46
|
363 |
|
8363e3c39
|
364 365 366 |
#define INTEL_GLK_IDS(info) \ INTEL_VGA_DEVICE(0x3184, info), \ INTEL_VGA_DEVICE(0x3185, info) |
4ae61358c
|
367 |
#define INTEL_KBL_ULT_GT1_IDS(info) \ |
d97044b66
|
368 |
INTEL_VGA_DEVICE(0x5906, info), /* ULT GT1 */ \ |
4ae61358c
|
369 370 371 |
INTEL_VGA_DEVICE(0x5913, info) /* ULT GT1.5 */ #define INTEL_KBL_ULX_GT1_IDS(info) \ |
d97044b66
|
372 |
INTEL_VGA_DEVICE(0x590E, info), /* ULX GT1 */ \ |
4ae61358c
|
373 374 375 376 377 |
INTEL_VGA_DEVICE(0x5915, info) /* ULX GT1.5 */ #define INTEL_KBL_GT1_IDS(info) \ INTEL_KBL_ULT_GT1_IDS(info), \ INTEL_KBL_ULX_GT1_IDS(info), \ |
d97044b66
|
378 |
INTEL_VGA_DEVICE(0x5902, info), /* DT GT1 */ \ |
33d9391d3
|
379 |
INTEL_VGA_DEVICE(0x5908, info), /* Halo GT1 */ \ |
d97044b66
|
380 381 |
INTEL_VGA_DEVICE(0x590B, info), /* Halo GT1 */ \ INTEL_VGA_DEVICE(0x590A, info) /* SRV GT1 */ |
4ae61358c
|
382 |
#define INTEL_KBL_ULT_GT2_IDS(info) \ |
d97044b66
|
383 |
INTEL_VGA_DEVICE(0x5916, info), /* ULT GT2 */ \ |
4ae61358c
|
384 385 386 387 388 389 390 391 |
INTEL_VGA_DEVICE(0x5921, info) /* ULT GT2F */ #define INTEL_KBL_ULX_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x591E, info) /* ULX GT2 */ #define INTEL_KBL_GT2_IDS(info) \ INTEL_KBL_ULT_GT2_IDS(info), \ INTEL_KBL_ULX_GT2_IDS(info), \ |
41693fd52
|
392 |
INTEL_VGA_DEVICE(0x5917, info), /* Mobile GT2 */ \ |
d97044b66
|
393 394 395 396 |
INTEL_VGA_DEVICE(0x5912, info), /* DT GT2 */ \ INTEL_VGA_DEVICE(0x591B, info), /* Halo GT2 */ \ INTEL_VGA_DEVICE(0x591A, info), /* SRV GT2 */ \ INTEL_VGA_DEVICE(0x591D, info) /* WKS GT2 */ |
4ae61358c
|
397 398 |
#define INTEL_KBL_ULT_GT3_IDS(info) \ INTEL_VGA_DEVICE(0x5926, info) /* ULT GT3 */ |
d97044b66
|
399 |
#define INTEL_KBL_GT3_IDS(info) \ |
4ae61358c
|
400 |
INTEL_KBL_ULT_GT3_IDS(info), \ |
33d9391d3
|
401 |
INTEL_VGA_DEVICE(0x5923, info), /* ULT GT3 */ \ |
a922eb8d4
|
402 |
INTEL_VGA_DEVICE(0x5927, info) /* ULT GT3 */ |
d97044b66
|
403 |
|
8b10c0cf2
|
404 |
#define INTEL_KBL_GT4_IDS(info) \ |
a922eb8d4
|
405 |
INTEL_VGA_DEVICE(0x593B, info) /* Halo GT4 */ |
8b10c0cf2
|
406 |
|
e36467247
|
407 |
/* AML/KBL Y GT2 */ |
c0c46ca46
|
408 |
#define INTEL_AML_KBL_GT2_IDS(info) \ |
e36467247
|
409 410 |
INTEL_VGA_DEVICE(0x591C, info), /* ULX GT2 */ \ INTEL_VGA_DEVICE(0x87C0, info) /* ULX GT2 */ |
c0c46ca46
|
411 412 413 |
/* AML/CFL Y GT2 */ #define INTEL_AML_CFL_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x87CA, info) |
a7b4deeb0
|
414 415 |
/* CML GT1 */ #define INTEL_CML_GT1_IDS(info) \ |
a7b4deeb0
|
416 417 418 419 |
INTEL_VGA_DEVICE(0x9BA5, info), \ INTEL_VGA_DEVICE(0x9BA8, info), \ INTEL_VGA_DEVICE(0x9BA4, info), \ INTEL_VGA_DEVICE(0x9BA2, info) |
8717c6b74
|
420 421 422 423 |
#define INTEL_CML_U_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x9B21, info), \ INTEL_VGA_DEVICE(0x9BAA, info), \ INTEL_VGA_DEVICE(0x9BAC, info) |
a7b4deeb0
|
424 425 |
/* CML GT2 */ #define INTEL_CML_GT2_IDS(info) \ |
a7b4deeb0
|
426 427 428 |
INTEL_VGA_DEVICE(0x9BC5, info), \ INTEL_VGA_DEVICE(0x9BC8, info), \ INTEL_VGA_DEVICE(0x9BC4, info), \ |
bfc4c359b
|
429 430 431 432 |
INTEL_VGA_DEVICE(0x9BC2, info), \ INTEL_VGA_DEVICE(0x9BC6, info), \ INTEL_VGA_DEVICE(0x9BE6, info), \ INTEL_VGA_DEVICE(0x9BF6, info) |
a7b4deeb0
|
433 |
|
8717c6b74
|
434 435 436 437 |
#define INTEL_CML_U_GT2_IDS(info) \ INTEL_VGA_DEVICE(0x9B41, info), \ INTEL_VGA_DEVICE(0x9BCA, info), \ INTEL_VGA_DEVICE(0x9BCC, info) |
d97044b66
|
438 439 440 |
#define INTEL_KBL_IDS(info) \ INTEL_KBL_GT1_IDS(info), \ INTEL_KBL_GT2_IDS(info), \ |
8b10c0cf2
|
441 |
INTEL_KBL_GT3_IDS(info), \ |
e36467247
|
442 |
INTEL_KBL_GT4_IDS(info), \ |
c0c46ca46
|
443 |
INTEL_AML_KBL_GT2_IDS(info) |
d97044b66
|
444 |
|
b056f8f3d
|
445 |
/* CFL S */ |
0890540e2
|
446 |
#define INTEL_CFL_S_GT1_IDS(info) \ |
b056f8f3d
|
447 |
INTEL_VGA_DEVICE(0x3E90, info), /* SRV GT1 */ \ |
c99d7832d
|
448 449 |
INTEL_VGA_DEVICE(0x3E93, info), /* SRV GT1 */ \ INTEL_VGA_DEVICE(0x3E99, info) /* SRV GT1 */ |
0890540e2
|
450 451 |
#define INTEL_CFL_S_GT2_IDS(info) \ |
b056f8f3d
|
452 453 |
INTEL_VGA_DEVICE(0x3E91, info), /* SRV GT2 */ \ INTEL_VGA_DEVICE(0x3E92, info), /* SRV GT2 */ \ |
c99d7832d
|
454 |
INTEL_VGA_DEVICE(0x3E96, info), /* SRV GT2 */ \ |
d0e062ebb
|
455 |
INTEL_VGA_DEVICE(0x3E98, info), /* SRV GT2 */ \ |
c99d7832d
|
456 |
INTEL_VGA_DEVICE(0x3E9A, info) /* SRV GT2 */ |
b056f8f3d
|
457 |
|
ccfd13215
|
458 |
/* CFL H */ |
5e0f5a58b
|
459 460 |
#define INTEL_CFL_H_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x3E9C, info) |
0890540e2
|
461 |
#define INTEL_CFL_H_GT2_IDS(info) \ |
ccfd13215
|
462 463 |
INTEL_VGA_DEVICE(0x3E9B, info), /* Halo GT2 */ \ INTEL_VGA_DEVICE(0x3E94, info) /* Halo GT2 */ |
c99d7832d
|
464 465 |
/* CFL U GT2 */ #define INTEL_CFL_U_GT2_IDS(info) \ |
c99d7832d
|
466 467 468 |
INTEL_VGA_DEVICE(0x3EA9, info) /* CFL U GT3 */ |
0890540e2
|
469 |
#define INTEL_CFL_U_GT3_IDS(info) \ |
c99d7832d
|
470 |
INTEL_VGA_DEVICE(0x3EA5, info), /* ULT GT3 */ \ |
d29fe702c
|
471 472 |
INTEL_VGA_DEVICE(0x3EA6, info), /* ULT GT3 */ \ INTEL_VGA_DEVICE(0x3EA7, info), /* ULT GT3 */ \ |
c99d7832d
|
473 |
INTEL_VGA_DEVICE(0x3EA8, info) /* ULT GT3 */ |
d29fe702c
|
474 |
|
b9be78531
|
475 476 |
/* WHL/CFL U GT1 */ #define INTEL_WHL_U_GT1_IDS(info) \ |
c1c8f6fa7
|
477 478 |
INTEL_VGA_DEVICE(0x3EA1, info), \ INTEL_VGA_DEVICE(0x3EA4, info) |
b9be78531
|
479 480 481 |
/* WHL/CFL U GT2 */ #define INTEL_WHL_U_GT2_IDS(info) \ |
c1c8f6fa7
|
482 483 |
INTEL_VGA_DEVICE(0x3EA0, info), \ INTEL_VGA_DEVICE(0x3EA3, info) |
b9be78531
|
484 485 486 |
/* WHL/CFL U GT3 */ #define INTEL_WHL_U_GT3_IDS(info) \ |
c1c8f6fa7
|
487 |
INTEL_VGA_DEVICE(0x3EA2, info) |
b9be78531
|
488 |
|
c99d7832d
|
489 |
#define INTEL_CFL_IDS(info) \ |
33aa69ed8
|
490 491 |
INTEL_CFL_S_GT1_IDS(info), \ INTEL_CFL_S_GT2_IDS(info), \ |
5e0f5a58b
|
492 |
INTEL_CFL_H_GT1_IDS(info), \ |
33aa69ed8
|
493 |
INTEL_CFL_H_GT2_IDS(info), \ |
c99d7832d
|
494 |
INTEL_CFL_U_GT2_IDS(info), \ |
b9be78531
|
495 496 497 |
INTEL_CFL_U_GT3_IDS(info), \ INTEL_WHL_U_GT1_IDS(info), \ INTEL_WHL_U_GT2_IDS(info), \ |
c0c46ca46
|
498 |
INTEL_WHL_U_GT3_IDS(info), \ |
a7b4deeb0
|
499 500 |
INTEL_AML_CFL_GT2_IDS(info), \ INTEL_CML_GT1_IDS(info), \ |
8717c6b74
|
501 502 503 |
INTEL_CML_GT2_IDS(info), \ INTEL_CML_U_GT1_IDS(info), \ INTEL_CML_U_GT2_IDS(info) |
33aa69ed8
|
504 |
|
3f43031b1
|
505 |
/* CNL */ |
4ae61358c
|
506 507 508 509 510 |
#define INTEL_CNL_PORT_F_IDS(info) \ INTEL_VGA_DEVICE(0x5A54, info), \ INTEL_VGA_DEVICE(0x5A5C, info), \ INTEL_VGA_DEVICE(0x5A44, info), \ INTEL_VGA_DEVICE(0x5A4C, info) |
3f43031b1
|
511 |
#define INTEL_CNL_IDS(info) \ |
4ae61358c
|
512 |
INTEL_CNL_PORT_F_IDS(info), \ |
95578277c
|
513 514 515 516 |
INTEL_VGA_DEVICE(0x5A51, info), \ INTEL_VGA_DEVICE(0x5A59, info), \ INTEL_VGA_DEVICE(0x5A41, info), \ INTEL_VGA_DEVICE(0x5A49, info), \ |
e3890d05b
|
517 518 519 520 521 |
INTEL_VGA_DEVICE(0x5A52, info), \ INTEL_VGA_DEVICE(0x5A5A, info), \ INTEL_VGA_DEVICE(0x5A42, info), \ INTEL_VGA_DEVICE(0x5A4A, info), \ INTEL_VGA_DEVICE(0x5A50, info), \ |
4ae61358c
|
522 |
INTEL_VGA_DEVICE(0x5A40, info) |
e918d79a5
|
523 |
|
d55cb4fa2
|
524 |
/* ICL */ |
4ae61358c
|
525 |
#define INTEL_ICL_PORT_F_IDS(info) \ |
d55cb4fa2
|
526 |
INTEL_VGA_DEVICE(0x8A50, info), \ |
d55cb4fa2
|
527 |
INTEL_VGA_DEVICE(0x8A5C, info), \ |
03ca3cf8e
|
528 529 |
INTEL_VGA_DEVICE(0x8A59, info), \ INTEL_VGA_DEVICE(0x8A58, info), \ |
d55cb4fa2
|
530 531 532 |
INTEL_VGA_DEVICE(0x8A52, info), \ INTEL_VGA_DEVICE(0x8A5A, info), \ INTEL_VGA_DEVICE(0x8A5B, info), \ |
03ca3cf8e
|
533 534 |
INTEL_VGA_DEVICE(0x8A57, info), \ INTEL_VGA_DEVICE(0x8A56, info), \ |
d55cb4fa2
|
535 |
INTEL_VGA_DEVICE(0x8A71, info), \ |
9a751b999
|
536 |
INTEL_VGA_DEVICE(0x8A70, info), \ |
93d7a3b4b
|
537 538 |
INTEL_VGA_DEVICE(0x8A53, info), \ INTEL_VGA_DEVICE(0x8A54, info) |
d55cb4fa2
|
539 |
|
4ae61358c
|
540 541 |
#define INTEL_ICL_11_IDS(info) \ INTEL_ICL_PORT_F_IDS(info), \ |
1aa375088
|
542 543 |
INTEL_VGA_DEVICE(0x8A51, info), \ INTEL_VGA_DEVICE(0x8A5D, info) |
4ae61358c
|
544 |
|
651cc835d
|
545 |
/* EHL/JSL */ |
29f3863d3
|
546 547 548 549 |
#define INTEL_EHL_IDS(info) \ INTEL_VGA_DEVICE(0x4500, info), \ INTEL_VGA_DEVICE(0x4571, info), \ INTEL_VGA_DEVICE(0x4551, info), \ |
651cc835d
|
550 551 |
INTEL_VGA_DEVICE(0x4541, info), \ INTEL_VGA_DEVICE(0x4E71, info), \ |
52797a8e8
|
552 553 |
INTEL_VGA_DEVICE(0x4557, info), \ INTEL_VGA_DEVICE(0x4555, info), \ |
651cc835d
|
554 |
INTEL_VGA_DEVICE(0x4E61, info), \ |
52797a8e8
|
555 556 |
INTEL_VGA_DEVICE(0x4E57, info), \ INTEL_VGA_DEVICE(0x4E55, info), \ |
651cc835d
|
557 |
INTEL_VGA_DEVICE(0x4E51, info) |
29f3863d3
|
558 |
|
9747f0c2f
|
559 |
/* TGL */ |
d452bd091
|
560 561 562 563 564 565 |
#define INTEL_TGL_12_GT1_IDS(info) \ INTEL_VGA_DEVICE(0x9A60, info), \ INTEL_VGA_DEVICE(0x9A68, info), \ INTEL_VGA_DEVICE(0x9A70, info) #define INTEL_TGL_12_GT2_IDS(info) \ |
9747f0c2f
|
566 |
INTEL_VGA_DEVICE(0x9A40, info), \ |
388258175
|
567 |
INTEL_VGA_DEVICE(0x9A49, info), \ |
9747f0c2f
|
568 |
INTEL_VGA_DEVICE(0x9A59, info), \ |
388258175
|
569 570 571 572 573 |
INTEL_VGA_DEVICE(0x9A78, info), \ INTEL_VGA_DEVICE(0x9AC0, info), \ INTEL_VGA_DEVICE(0x9AC9, info), \ INTEL_VGA_DEVICE(0x9AD9, info), \ INTEL_VGA_DEVICE(0x9AF8, info) |
9747f0c2f
|
574 |
|
d452bd091
|
575 576 577 |
#define INTEL_TGL_12_IDS(info) \ INTEL_TGL_12_GT1_IDS(info), \ INTEL_TGL_12_GT2_IDS(info) |
123f62de4
|
578 579 580 581 582 583 584 585 |
/* RKL */ #define INTEL_RKL_IDS(info) \ INTEL_VGA_DEVICE(0x4C80, info), \ INTEL_VGA_DEVICE(0x4C8A, info), \ INTEL_VGA_DEVICE(0x4C8B, info), \ INTEL_VGA_DEVICE(0x4C8C, info), \ INTEL_VGA_DEVICE(0x4C90, info), \ INTEL_VGA_DEVICE(0x4C9A, info) |
fd38cdb81
|
586 587 588 |
/* DG1 */ #define INTEL_DG1_IDS(info) \ INTEL_VGA_DEVICE(0x4905, info) |
a0a180754
|
589 |
#endif /* _I915_PCIIDS_H */ |