Blame view
crypto/async_tx/async_memcpy.c
3.19 KB
9bc89cd82
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 |
/* * copy offload engine support * * Copyright © 2006, Intel Corporation. * * Dan Williams <dan.j.williams@intel.com> * * with architecture considerations by: * Neil Brown <neilb@suse.de> * Jeff Garzik <jeff@garzik.org> * * This program is free software; you can redistribute it and/or modify it * under the terms and conditions of the GNU General Public License, * version 2, as published by the Free Software Foundation. * * This program is distributed in the hope it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for * more details. * * You should have received a copy of the GNU General Public License along with * this program; if not, write to the Free Software Foundation, Inc., * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. * */ #include <linux/kernel.h> #include <linux/highmem.h> |
4bb33cc89
|
28 |
#include <linux/module.h> |
9bc89cd82
|
29 30 31 32 33 34 35 36 |
#include <linux/mm.h> #include <linux/dma-mapping.h> #include <linux/async_tx.h> /** * async_memcpy - attempt to copy memory with a dma engine. * @dest: destination page * @src: src page |
a08abd8ca
|
37 38 |
* @dest_offset: offset into 'dest' to start transaction * @src_offset: offset into 'src' to start transaction |
9bc89cd82
|
39 |
* @len: length in bytes |
a08abd8ca
|
40 41 42 |
* @submit: submission / completion modifiers * * honored flags: ASYNC_TX_ACK |
9bc89cd82
|
43 44 45 |
*/ struct dma_async_tx_descriptor * async_memcpy(struct page *dest, struct page *src, unsigned int dest_offset, |
a08abd8ca
|
46 47 |
unsigned int src_offset, size_t len, struct async_submit_ctl *submit) |
9bc89cd82
|
48 |
{ |
a08abd8ca
|
49 |
struct dma_chan *chan = async_tx_find_channel(submit, DMA_MEMCPY, |
47437b2c9
|
50 |
&dest, 1, &src, 1, len); |
9bc89cd82
|
51 |
struct dma_device *device = chan ? chan->device : NULL; |
0036731c8
|
52 |
struct dma_async_tx_descriptor *tx = NULL; |
897164629
|
53 |
struct dmaengine_unmap_data *unmap = NULL; |
9bc89cd82
|
54 |
|
897164629
|
55 56 57 58 |
if (device) unmap = dmaengine_get_unmap_data(device->dev, 2, GFP_NOIO); if (unmap && is_dma_copy_aligned(device, src_offset, dest_offset, len)) { |
0776ae7b8
|
59 |
unsigned long dma_prep_flags = 0; |
9bc89cd82
|
60 |
|
0403e3827
|
61 62 63 64 |
if (submit->cb_fn) dma_prep_flags |= DMA_PREP_INTERRUPT; if (submit->flags & ASYNC_TX_FENCE) dma_prep_flags |= DMA_PREP_FENCE; |
897164629
|
65 66 67 68 69 70 71 72 73 74 75 76 |
unmap->to_cnt = 1; unmap->addr[0] = dma_map_page(device->dev, src, src_offset, len, DMA_TO_DEVICE); unmap->from_cnt = 1; unmap->addr[1] = dma_map_page(device->dev, dest, dest_offset, len, DMA_FROM_DEVICE); unmap->len = len; tx = device->device_prep_dma_memcpy(chan, unmap->addr[1], unmap->addr[0], len, dma_prep_flags); |
0036731c8
|
77 |
} |
9bc89cd82
|
78 |
|
0036731c8
|
79 |
if (tx) { |
3280ab3e8
|
80 81 |
pr_debug("%s: (async) len: %zu ", __func__, len); |
897164629
|
82 83 |
dma_set_unmap(tx, unmap); |
a08abd8ca
|
84 |
async_tx_submit(chan, tx, submit); |
0036731c8
|
85 |
} else { |
9bc89cd82
|
86 |
void *dest_buf, *src_buf; |
3280ab3e8
|
87 88 |
pr_debug("%s: (sync) len: %zu ", __func__, len); |
9bc89cd82
|
89 90 |
/* wait for any prerequisite operations */ |
a08abd8ca
|
91 |
async_tx_quiesce(&submit->depend_tx); |
9bc89cd82
|
92 |
|
f0dfc0b0b
|
93 94 |
dest_buf = kmap_atomic(dest) + dest_offset; src_buf = kmap_atomic(src) + src_offset; |
9bc89cd82
|
95 96 |
memcpy(dest_buf, src_buf, len); |
f0dfc0b0b
|
97 98 |
kunmap_atomic(src_buf); kunmap_atomic(dest_buf); |
9bc89cd82
|
99 |
|
a08abd8ca
|
100 |
async_tx_sync_epilog(submit); |
9bc89cd82
|
101 |
} |
897164629
|
102 |
dmaengine_unmap_put(unmap); |
9bc89cd82
|
103 104 105 |
return tx; } EXPORT_SYMBOL_GPL(async_memcpy); |
9bc89cd82
|
106 107 108 |
MODULE_AUTHOR("Intel Corporation"); MODULE_DESCRIPTION("asynchronous memcpy api"); MODULE_LICENSE("GPL"); |