fsl-imx8qm-lpddr4-arm2-hdmi-in.dts
1.53 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
/*
* Copyright 2018 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/*
* HDMI only dts, disable ldb display.
*/
#include "fsl-imx8qm-lpddr4-arm2-hdmi.dts"
/ {
sound-hdmi-rx {
compatible = "fsl,imx-audio-cdnhdmi";
model = "imx-audio-hdmi-rx";
audio-cpu = <&sai_hdmi_rx>;
protocol = <1>;
hdmi-in;
};
};
/* HDMI RX */
&isi_0 {
status = "disabled";
};
&isi_1 {
interface = <4 0 2>; /* <Input MIPI_VCx Output>
Input: 0-DC0, 1-DC1, 2-MIPI CSI0, 3-MIPI CSI1, 4-HDMI, 5-MEM
VCx: 0-VC0, 1-VC1, 2-VC2, 3-VC3, MIPI CSI only
Output: 0-DC0, 1-DC1, 2-MEM */
status = "okay";
};
&isi_2 {
status = "okay";
fsl,chain_buf;
};
&isi_3 {
status = "disabled";
};
&mipi_csi_0 {
status = "disabled";
};
&i2c0_mipi_csi0 {
status = "disabled";
};
&hdmi_rx {
fsl,cec;
assigned-clocks = <&clk IMX8QM_HDMI_RX_HD_REF_SEL>,
<&clk IMX8QM_HDMI_RX_PXL_SEL>,
<&clk IMX8QM_HDMI_RX_HD_REF_DIV>;
assigned-clock-parents = <&clk IMX8QM_HDMI_RX_DIG_PLL_CLK>,
<&clk IMX8QM_HDMI_RX_BYPASS_CLK>;
assigned-clock-rates = <0>, <0>, <400000000>;
status = "okay";
};