Eric Lee / smarc-fsl-linux-kernel

sv_addr.agh 292 KB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 5396 5397 5398 5399 5400 5401 5402 5403 5404 5405 5406 5407 5408 5409 5410 5411 5412 5413 5414 5415 5416 5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433 5434 5435 5436 5437 5438 5439 5440 5441 5442 5443 5444 5445 5446 5447 5448 5449 5450 5451 5452 5453 5454 5455 5456 5457 5458 5459 5460 5461 5462 5463 5464 5465 5466 5467 5468 5469 5470 5471 5472 5473 5474 5475 5476 5477 5478 5479 5480 5481 5482 5483 5484 5485 5486 5487 5488 5489 5490 5491 5492 5493 5494 5495 5496 5497 5498 5499 5500 5501 5502 5503 5504 5505 5506 5507 5508 5509 5510 5511 5512 5513 5514 5515 5516 5517 5518 5519 5520 5521 5522 5523 5524 5525 5526 5527 5528 5529 5530 5531 5532 5533 5534 5535 5536 5537 5538 5539 5540 5541 5542 5543 5544 5545 5546 5547 5548 5549 5550 5551 5552 5553 5554 5555 5556 5557 5558 5559 5560 5561 5562 5563 5564 5565 5566 5567 5568 5569 5570 5571 5572 5573 5574 5575 5576 5577 5578 5579 5580 5581 5582 5583 5584 5585 5586 5587 5588 5589 5590 5591 5592 5593 5594 5595 5596 5597 5598 5599 5600 5601 5602 5603 5604 5605 5606 5607 5608 5609 5610 5611 5612 5613 5614 5615 5616 5617 5618 5619 5620 5621 5622 5623 5624 5625 5626 5627 5628 5629 5630 5631 5632 5633 5634 5635 5636 5637 5638 5639 5640 5641 5642 5643 5644 5645 5646 5647 5648 5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659 5660 5661 5662 5663 5664 5665 5666 5667 5668 5669 5670 5671 5672 5673 5674 5675 5676 5677 5678 5679 5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691 5692 5693 5694 5695 5696 5697 5698 5699 5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710 5711 5712 5713 5714 5715 5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735 5736 5737 5738 5739 5740 5741 5742 5743 5744 5745 5746 5747 5748 5749 5750 5751 5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765 5766 5767 5768 5769 5770 5771 5772 5773 5774 5775 5776 5777 5778 5779 5780 5781 5782 5783 5784 5785 5786 5787 5788 5789 5790 5791 5792 5793 5794 5795 5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807 5808 5809 5810 5811 5812 5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823 5824 5825 5826 5827 5828 5829 5830 5831 5832 5833 5834 5835 5836 5837 5838 5839 5840 5841 5842 5843 5844 5845 5846 5847 5848 5849 5850 5851 5852 5853 5854 5855 5856 5857 5858 5859 5860 5861 5862 5863 5864 5865 5866 5867 5868 5869 5870 5871 5872 5873 5874 5875 5876 5877 5878 5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932 5933 5934 5935 5936 5937 5938 5939 5940 5941 5942 5943 5944 5945 5946 5947 5948 5949 5950 5951 5952 5953 5954 5955 5956 5957 5958 5959 5960 5961 5962 5963 5964 5965 5966 5967 5968 5969 5970 5971 5972 5973 5974 5975 5976 5977 5978 5979 5980 5981 5982 5983 5984 5985 5986 5987 5988 5989 5990 5991 5992 5993 5994 5995 5996 5997 5998 5999 6000 6001 6002 6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013 6014 6015 6016 6017 6018 6019 6020 6021 6022 6023 6024 6025 6026 6027 6028 6029 6030 6031 6032 6033 6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044 6045 6046 6047 6048 6049 6050 6051 6052 6053 6054 6055 6056 6057 6058 6059 6060 6061 6062 6063 6064 6065 6066 6067 6068 6069 6070 6071 6072 6073 6074 6075 6076 6077 6078 6079 6080 6081 6082 6083 6084 6085 6086 6087 6088 6089 6090 6091 6092 6093 6094 6095 6096 6097 6098 6099 6100 6101 6102 6103 6104 6105 6106 6107 6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121 6122 6123 6124 6125 6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161 6162 6163 6164 6165 6166 6167 6168 6169 6170 6171 6172 6173 6174 6175 6176 6177 6178 6179 6180 6181 6182 6183 6184 6185 6186 6187 6188 6189 6190 6191 6192 6193 6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213 6214 6215 6216 6217 6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6229 6230 6231 6232 6233 6234 6235 6236 6237 6238 6239 6240 6241 6242 6243 6244 6245 6246 6247 6248 6249 6250 6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265 6266 6267 6268 6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293 6294 6295 6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307 6308 6309 6310 6311 6312 6313 6314 6315 6316 6317 6318 6319 6320 6321 6322 6323 6324 6325 6326 6327 6328 6329 6330 6331 6332 6333 6334 6335 6336 6337 6338 6339 6340 6341 6342 6343 6344 6345 6346 6347 6348 6349 6350 6351 6352 6353 6354 6355 6356 6357 6358 6359 6360 6361 6362 6363 6364 6365 6366 6367 6368 6369 6370 6371 6372 6373 6374 6375 6376 6377 6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389 6390 6391 6392 6393 6394 6395 6396 6397 6398 6399 6400 6401 6402 6403 6404 6405 6406 6407 6408 6409 6410 6411 6412 6413 6414 6415 6416 6417 6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428 6429 6430 6431 6432 6433 6434 6435 6436 6437 6438 6439 6440 6441 6442 6443 6444 6445 6446 6447 6448 6449 6450 6451 6452 6453 6454 6455 6456 6457 6458 6459 6460 6461 6462 6463 6464 6465 6466 6467 6468 6469 6470 6471 6472 6473 6474 6475 6476 6477 6478 6479 6480 6481 6482 6483 6484 6485 6486 6487 6488 6489 6490 6491 6492 6493 6494 6495 6496 6497 6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6510 6511 6512 6513 6514 6515 6516 6517 6518 6519 6520 6521 6522 6523 6524 6525 6526 6527 6528 6529 6530 6531 6532 6533 6534 6535 6536 6537 6538 6539 6540 6541 6542 6543 6544 6545 6546 6547 6548 6549 6550 6551 6552 6553 6554 6555 6556 6557 6558 6559 6560 6561 6562 6563 6564 6565 6566 6567 6568 6569 6570 6571 6572 6573 6574 6575 6576 6577 6578 6579 6580 6581 6582 6583 6584 6585 6586 6587 6588 6589 6590 6591 6592 6593 6594 6595 6596 6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608 6609 6610 6611 6612 6613 6614 6615 6616 6617 6618 6619 6620 6621 6622 6623 6624 6625 6626 6627 6628 6629 6630 6631 6632 6633 6634 6635 6636 6637 6638 6639 6640 6641 6642 6643 6644 6645 6646 6647 6648 6649 6650 6651 6652 6653 6654 6655 6656 6657 6658 6659 6660 6661 6662 6663 6664 6665 6666 6667 6668 6669 6670 6671 6672 6673 6674 6675 6676 6677 6678 6679 6680 6681 6682 6683 6684 6685 6686 6687 6688 6689 6690 6691 6692 6693 6694 6695 6696 6697 6698 6699 6700 6701 6702 6703 6704 6705 6706 6707 6708 6709 6710 6711 6712 6713 6714 6715 6716 6717 6718 6719 6720 6721 6722 6723 6724 6725 6726 6727 6728 6729 6730 6731 6732 6733 6734 6735 6736 6737 6738 6739 6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751 6752 6753 6754 6755 6756 6757 6758 6759 6760 6761 6762 6763 6764 6765 6766 6767 6768 6769 6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6780 6781 6782 6783 6784 6785 6786 6787 6788 6789 6790 6791 6792 6793 6794 6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808 6809 6810 6811 6812 6813 6814 6815 6816 6817 6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6829 6830 6831 6832 6833 6834 6835 6836 6837 6838 6839 6840 6841 6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861 6862 6863 6864 6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876 6877 6878 6879 6880 6881 6882 6883 6884 6885 6886 6887 6888 6889 6890 6891 6892 6893 6894 6895 6896 6897 6898 6899 6900 6901 6902 6903 6904 6905 6906 6907 6908 6909 6910 6911 6912 6913 6914 6915 6916 6917 6918 6919 6920 6921 6922 6923 6924 6925 6926 6927 6928 6929 6930 6931 6932 6933 6934 6935 6936 6937 6938 6939 6940 6941 6942 6943 6944 6945 6946 6947 6948 6949 6950 6951 6952 6953 6954 6955 6956 6957 6958 6959 6960 6961 6962 6963 6964 6965 6966 6967 6968 6969 6970 6971 6972 6973 6974 6975 6976 6977 6978 6979 6980 6981 6982 6983 6984 6985 6986 6987 6988 6989 6990 6991 6992 6993 6994 6995 6996 6997 6998 6999 7000 7001 7002 7003 7004 7005 7006 7007 7008 7009 7010 7011 7012 7013 7014 7015 7016 7017 7018 7019 7020 7021 7022 7023 7024 7025 7026 7027 7028 7029 7030 7031 7032 7033 7034 7035 7036 7037 7038 7039 7040 7041 7042 7043 7044 7045 7046 7047 7048 7049 7050 7051 7052 7053 7054 7055 7056 7057 7058 7059 7060 7061 7062 7063 7064 7065 7066 7067 7068 7069 7070 7071 7072 7073 7074 7075 7076 7077 7078 7079 7080 7081 7082 7083 7084 7085 7086 7087 7088 7089 7090 7091 7092 7093 7094 7095 7096 7097 7098 7099 7100 7101 7102 7103 7104 7105 7106 7107 7108 7109 7110 7111 7112 7113 7114 7115 7116 7117 7118 7119 7120 7121 7122 7123 7124 7125 7126 7127 7128 7129 7130 7131 7132 7133 7134 7135 7136 7137 7138 7139 7140 7141 7142 7143 7144 7145 7146 7147 7148 7149 7150 7151 7152 7153 7154 7155 7156 7157 7158 7159 7160 7161 7162 7163 7164 7165 7166 7167 7168 7169 7170 7171 7172 7173 7174 7175 7176 7177 7178 7179 7180 7181 7182 7183 7184 7185 7186 7187 7188 7189 7190 7191 7192 7193 7194 7195 7196 7197 7198 7199 7200 7201 7202 7203 7204 7205 7206 7207 7208 7209 7210 7211 7212 7213 7214 7215 7216 7217 7218 7219 7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235 7236 7237 7238 7239 7240 7241 7242 7243 7244 7245 7246 7247 7248 7249 7250 7251 7252 7253 7254 7255 7256 7257 7258 7259 7260 7261 7262 7263 7264 7265 7266 7267 7268 7269 7270 7271 7272 7273 7274 7275 7276 7277 7278 7279 7280 7281 7282 7283 7284 7285 7286 7287 7288 7289 7290 7291 7292 7293 7294 7295 7296 7297 7298 7299 7300 7301 7302 7303 7304 7305 7306 
/*
!* This file was automatically generated by /n/asic/bin/reg_macro_gen
!* from the file `/n/asic/projects/etrax_ng/doc/work/etrax_ng_regs.rd'.
!* Editing within this file is thus not recommended,
!* make the changes in `/n/asic/projects/etrax_ng/doc/work/etrax_ng_regs.rd' instead.
!*/


/*
!* Bus interface configuration registers
!*/

#define R_WAITSTATES (IO_TYPECAST_UDWORD 0xb0000000)
#define R_WAITSTATES__pcs4_7_zw__BITNR 30
#define R_WAITSTATES__pcs4_7_zw__WIDTH 2
#define R_WAITSTATES__pcs4_7_ew__BITNR 28
#define R_WAITSTATES__pcs4_7_ew__WIDTH 2
#define R_WAITSTATES__pcs4_7_lw__BITNR 24
#define R_WAITSTATES__pcs4_7_lw__WIDTH 4
#define R_WAITSTATES__pcs0_3_zw__BITNR 22
#define R_WAITSTATES__pcs0_3_zw__WIDTH 2
#define R_WAITSTATES__pcs0_3_ew__BITNR 20
#define R_WAITSTATES__pcs0_3_ew__WIDTH 2
#define R_WAITSTATES__pcs0_3_lw__BITNR 16
#define R_WAITSTATES__pcs0_3_lw__WIDTH 4
#define R_WAITSTATES__sram_zw__BITNR 14
#define R_WAITSTATES__sram_zw__WIDTH 2
#define R_WAITSTATES__sram_ew__BITNR 12
#define R_WAITSTATES__sram_ew__WIDTH 2
#define R_WAITSTATES__sram_lw__BITNR 8
#define R_WAITSTATES__sram_lw__WIDTH 4
#define R_WAITSTATES__flash_zw__BITNR 6
#define R_WAITSTATES__flash_zw__WIDTH 2
#define R_WAITSTATES__flash_ew__BITNR 4
#define R_WAITSTATES__flash_ew__WIDTH 2
#define R_WAITSTATES__flash_lw__BITNR 0
#define R_WAITSTATES__flash_lw__WIDTH 4

#define R_BUS_CONFIG (IO_TYPECAST_UDWORD 0xb0000004)
#define R_BUS_CONFIG__sram_type__BITNR 9
#define R_BUS_CONFIG__sram_type__WIDTH 1
#define R_BUS_CONFIG__sram_type__cwe 1
#define R_BUS_CONFIG__sram_type__bwe 0
#define R_BUS_CONFIG__dma_burst__BITNR 8
#define R_BUS_CONFIG__dma_burst__WIDTH 1
#define R_BUS_CONFIG__dma_burst__burst16 1
#define R_BUS_CONFIG__dma_burst__burst32 0
#define R_BUS_CONFIG__pcs4_7_wr__BITNR 7
#define R_BUS_CONFIG__pcs4_7_wr__WIDTH 1
#define R_BUS_CONFIG__pcs4_7_wr__ext 1
#define R_BUS_CONFIG__pcs4_7_wr__norm 0
#define R_BUS_CONFIG__pcs0_3_wr__BITNR 6
#define R_BUS_CONFIG__pcs0_3_wr__WIDTH 1
#define R_BUS_CONFIG__pcs0_3_wr__ext 1
#define R_BUS_CONFIG__pcs0_3_wr__norm 0
#define R_BUS_CONFIG__sram_wr__BITNR 5
#define R_BUS_CONFIG__sram_wr__WIDTH 1
#define R_BUS_CONFIG__sram_wr__ext 1
#define R_BUS_CONFIG__sram_wr__norm 0
#define R_BUS_CONFIG__flash_wr__BITNR 4
#define R_BUS_CONFIG__flash_wr__WIDTH 1
#define R_BUS_CONFIG__flash_wr__ext 1
#define R_BUS_CONFIG__flash_wr__norm 0
#define R_BUS_CONFIG__pcs4_7_bw__BITNR 3
#define R_BUS_CONFIG__pcs4_7_bw__WIDTH 1
#define R_BUS_CONFIG__pcs4_7_bw__bw32 1
#define R_BUS_CONFIG__pcs4_7_bw__bw16 0
#define R_BUS_CONFIG__pcs0_3_bw__BITNR 2
#define R_BUS_CONFIG__pcs0_3_bw__WIDTH 1
#define R_BUS_CONFIG__pcs0_3_bw__bw32 1
#define R_BUS_CONFIG__pcs0_3_bw__bw16 0
#define R_BUS_CONFIG__sram_bw__BITNR 1
#define R_BUS_CONFIG__sram_bw__WIDTH 1
#define R_BUS_CONFIG__sram_bw__bw32 1
#define R_BUS_CONFIG__sram_bw__bw16 0
#define R_BUS_CONFIG__flash_bw__BITNR 0
#define R_BUS_CONFIG__flash_bw__WIDTH 1
#define R_BUS_CONFIG__flash_bw__bw32 1
#define R_BUS_CONFIG__flash_bw__bw16 0

#define R_BUS_STATUS (IO_TYPECAST_RO_UDWORD 0xb0000004)
#define R_BUS_STATUS__pll_lock_tm__BITNR 5
#define R_BUS_STATUS__pll_lock_tm__WIDTH 1
#define R_BUS_STATUS__pll_lock_tm__expired 0
#define R_BUS_STATUS__pll_lock_tm__counting 1
#define R_BUS_STATUS__both_faults__BITNR 4
#define R_BUS_STATUS__both_faults__WIDTH 1
#define R_BUS_STATUS__both_faults__no 0
#define R_BUS_STATUS__both_faults__yes 1
#define R_BUS_STATUS__bsen___BITNR 3
#define R_BUS_STATUS__bsen___WIDTH 1
#define R_BUS_STATUS__bsen___enable 0
#define R_BUS_STATUS__bsen___disable 1
#define R_BUS_STATUS__boot__BITNR 1
#define R_BUS_STATUS__boot__WIDTH 2
#define R_BUS_STATUS__boot__uncached 0
#define R_BUS_STATUS__boot__serial 1
#define R_BUS_STATUS__boot__network 2
#define R_BUS_STATUS__boot__parallel 3
#define R_BUS_STATUS__flashw__BITNR 0
#define R_BUS_STATUS__flashw__WIDTH 1
#define R_BUS_STATUS__flashw__bw32 1
#define R_BUS_STATUS__flashw__bw16 0

#define R_DRAM_TIMING (IO_TYPECAST_UDWORD 0xb0000008)
#define R_DRAM_TIMING__sdram__BITNR 31
#define R_DRAM_TIMING__sdram__WIDTH 1
#define R_DRAM_TIMING__sdram__enable 1
#define R_DRAM_TIMING__sdram__disable 0
#define R_DRAM_TIMING__ref__BITNR 14
#define R_DRAM_TIMING__ref__WIDTH 2
#define R_DRAM_TIMING__ref__e52us 0
#define R_DRAM_TIMING__ref__e13us 1
#define R_DRAM_TIMING__ref__e8700ns 2
#define R_DRAM_TIMING__ref__disable 3
#define R_DRAM_TIMING__rp__BITNR 12
#define R_DRAM_TIMING__rp__WIDTH 2
#define R_DRAM_TIMING__rs__BITNR 10
#define R_DRAM_TIMING__rs__WIDTH 2
#define R_DRAM_TIMING__rh__BITNR 8
#define R_DRAM_TIMING__rh__WIDTH 2
#define R_DRAM_TIMING__w__BITNR 7
#define R_DRAM_TIMING__w__WIDTH 1
#define R_DRAM_TIMING__w__norm 0
#define R_DRAM_TIMING__w__ext 1
#define R_DRAM_TIMING__c__BITNR 6
#define R_DRAM_TIMING__c__WIDTH 1
#define R_DRAM_TIMING__c__norm 0
#define R_DRAM_TIMING__c__ext 1
#define R_DRAM_TIMING__cz__BITNR 4
#define R_DRAM_TIMING__cz__WIDTH 2
#define R_DRAM_TIMING__cp__BITNR 2
#define R_DRAM_TIMING__cp__WIDTH 2
#define R_DRAM_TIMING__cw__BITNR 0
#define R_DRAM_TIMING__cw__WIDTH 2

#define R_SDRAM_TIMING (IO_TYPECAST_UDWORD 0xb0000008)
#define R_SDRAM_TIMING__sdram__BITNR 31
#define R_SDRAM_TIMING__sdram__WIDTH 1
#define R_SDRAM_TIMING__sdram__enable 1
#define R_SDRAM_TIMING__sdram__disable 0
#define R_SDRAM_TIMING__mrs_data__BITNR 16
#define R_SDRAM_TIMING__mrs_data__WIDTH 15
#define R_SDRAM_TIMING__ref__BITNR 14
#define R_SDRAM_TIMING__ref__WIDTH 2
#define R_SDRAM_TIMING__ref__e52us 0
#define R_SDRAM_TIMING__ref__e13us 1
#define R_SDRAM_TIMING__ref__e6500ns 2
#define R_SDRAM_TIMING__ref__disable 3
#define R_SDRAM_TIMING__ddr__BITNR 13
#define R_SDRAM_TIMING__ddr__WIDTH 1
#define R_SDRAM_TIMING__ddr__on 1
#define R_SDRAM_TIMING__ddr__off 0
#define R_SDRAM_TIMING__clk100__BITNR 12
#define R_SDRAM_TIMING__clk100__WIDTH 1
#define R_SDRAM_TIMING__clk100__on 1
#define R_SDRAM_TIMING__clk100__off 0
#define R_SDRAM_TIMING__ps__BITNR 11
#define R_SDRAM_TIMING__ps__WIDTH 1
#define R_SDRAM_TIMING__ps__on 1
#define R_SDRAM_TIMING__ps__off 0
#define R_SDRAM_TIMING__cmd__BITNR 9
#define R_SDRAM_TIMING__cmd__WIDTH 2
#define R_SDRAM_TIMING__cmd__pre 3
#define R_SDRAM_TIMING__cmd__ref 2
#define R_SDRAM_TIMING__cmd__mrs 1
#define R_SDRAM_TIMING__cmd__nop 0
#define R_SDRAM_TIMING__pde__BITNR 8
#define R_SDRAM_TIMING__pde__WIDTH 1
#define R_SDRAM_TIMING__rc__BITNR 6
#define R_SDRAM_TIMING__rc__WIDTH 2
#define R_SDRAM_TIMING__rp__BITNR 4
#define R_SDRAM_TIMING__rp__WIDTH 2
#define R_SDRAM_TIMING__rcd__BITNR 2
#define R_SDRAM_TIMING__rcd__WIDTH 2
#define R_SDRAM_TIMING__cl__BITNR 0
#define R_SDRAM_TIMING__cl__WIDTH 2

#define R_DRAM_CONFIG (IO_TYPECAST_UDWORD 0xb000000c)
#define R_DRAM_CONFIG__wmm1__BITNR 31
#define R_DRAM_CONFIG__wmm1__WIDTH 1
#define R_DRAM_CONFIG__wmm1__wmm 1
#define R_DRAM_CONFIG__wmm1__norm 0
#define R_DRAM_CONFIG__wmm0__BITNR 30
#define R_DRAM_CONFIG__wmm0__WIDTH 1
#define R_DRAM_CONFIG__wmm0__wmm 1
#define R_DRAM_CONFIG__wmm0__norm 0
#define R_DRAM_CONFIG__sh1__BITNR 27
#define R_DRAM_CONFIG__sh1__WIDTH 3
#define R_DRAM_CONFIG__sh0__BITNR 24
#define R_DRAM_CONFIG__sh0__WIDTH 3
#define R_DRAM_CONFIG__w__BITNR 23
#define R_DRAM_CONFIG__w__WIDTH 1
#define R_DRAM_CONFIG__w__bw16 0
#define R_DRAM_CONFIG__w__bw32 1
#define R_DRAM_CONFIG__c__BITNR 22
#define R_DRAM_CONFIG__c__WIDTH 1
#define R_DRAM_CONFIG__c__byte 0
#define R_DRAM_CONFIG__c__bank 1
#define R_DRAM_CONFIG__e__BITNR 21
#define R_DRAM_CONFIG__e__WIDTH 1
#define R_DRAM_CONFIG__e__fast 0
#define R_DRAM_CONFIG__e__edo 1
#define R_DRAM_CONFIG__group_sel__BITNR 16
#define R_DRAM_CONFIG__group_sel__WIDTH 5
#define R_DRAM_CONFIG__group_sel__grp0 0
#define R_DRAM_CONFIG__group_sel__grp1 1
#define R_DRAM_CONFIG__group_sel__bit9 9
#define R_DRAM_CONFIG__group_sel__bit10 10
#define R_DRAM_CONFIG__group_sel__bit11 11
#define R_DRAM_CONFIG__group_sel__bit12 12
#define R_DRAM_CONFIG__group_sel__bit13 13
#define R_DRAM_CONFIG__group_sel__bit14 14
#define R_DRAM_CONFIG__group_sel__bit15 15
#define R_DRAM_CONFIG__group_sel__bit16 16
#define R_DRAM_CONFIG__group_sel__bit17 17
#define R_DRAM_CONFIG__group_sel__bit18 18
#define R_DRAM_CONFIG__group_sel__bit19 19
#define R_DRAM_CONFIG__group_sel__bit20 20
#define R_DRAM_CONFIG__group_sel__bit21 21
#define R_DRAM_CONFIG__group_sel__bit22 22
#define R_DRAM_CONFIG__group_sel__bit23 23
#define R_DRAM_CONFIG__group_sel__bit24 24
#define R_DRAM_CONFIG__group_sel__bit25 25
#define R_DRAM_CONFIG__group_sel__bit26 26
#define R_DRAM_CONFIG__group_sel__bit27 27
#define R_DRAM_CONFIG__group_sel__bit28 28
#define R_DRAM_CONFIG__group_sel__bit29 29
#define R_DRAM_CONFIG__ca1__BITNR 13
#define R_DRAM_CONFIG__ca1__WIDTH 3
#define R_DRAM_CONFIG__bank23sel__BITNR 8
#define R_DRAM_CONFIG__bank23sel__WIDTH 5
#define R_DRAM_CONFIG__bank23sel__bank0 0
#define R_DRAM_CONFIG__bank23sel__bank1 1
#define R_DRAM_CONFIG__bank23sel__bit9 9
#define R_DRAM_CONFIG__bank23sel__bit10 10
#define R_DRAM_CONFIG__bank23sel__bit11 11
#define R_DRAM_CONFIG__bank23sel__bit12 12
#define R_DRAM_CONFIG__bank23sel__bit13 13
#define R_DRAM_CONFIG__bank23sel__bit14 14
#define R_DRAM_CONFIG__bank23sel__bit15 15
#define R_DRAM_CONFIG__bank23sel__bit16 16
#define R_DRAM_CONFIG__bank23sel__bit17 17
#define R_DRAM_CONFIG__bank23sel__bit18 18
#define R_DRAM_CONFIG__bank23sel__bit19 19
#define R_DRAM_CONFIG__bank23sel__bit20 20
#define R_DRAM_CONFIG__bank23sel__bit21 21
#define R_DRAM_CONFIG__bank23sel__bit22 22
#define R_DRAM_CONFIG__bank23sel__bit23 23
#define R_DRAM_CONFIG__bank23sel__bit24 24
#define R_DRAM_CONFIG__bank23sel__bit25 25
#define R_DRAM_CONFIG__bank23sel__bit26 26
#define R_DRAM_CONFIG__bank23sel__bit27 27
#define R_DRAM_CONFIG__bank23sel__bit28 28
#define R_DRAM_CONFIG__bank23sel__bit29 29
#define R_DRAM_CONFIG__ca0__BITNR 5
#define R_DRAM_CONFIG__ca0__WIDTH 3
#define R_DRAM_CONFIG__bank01sel__BITNR 0
#define R_DRAM_CONFIG__bank01sel__WIDTH 5
#define R_DRAM_CONFIG__bank01sel__bank0 0
#define R_DRAM_CONFIG__bank01sel__bank1 1
#define R_DRAM_CONFIG__bank01sel__bit9 9
#define R_DRAM_CONFIG__bank01sel__bit10 10
#define R_DRAM_CONFIG__bank01sel__bit11 11
#define R_DRAM_CONFIG__bank01sel__bit12 12
#define R_DRAM_CONFIG__bank01sel__bit13 13
#define R_DRAM_CONFIG__bank01sel__bit14 14
#define R_DRAM_CONFIG__bank01sel__bit15 15
#define R_DRAM_CONFIG__bank01sel__bit16 16
#define R_DRAM_CONFIG__bank01sel__bit17 17
#define R_DRAM_CONFIG__bank01sel__bit18 18
#define R_DRAM_CONFIG__bank01sel__bit19 19
#define R_DRAM_CONFIG__bank01sel__bit20 20
#define R_DRAM_CONFIG__bank01sel__bit21 21
#define R_DRAM_CONFIG__bank01sel__bit22 22
#define R_DRAM_CONFIG__bank01sel__bit23 23
#define R_DRAM_CONFIG__bank01sel__bit24 24
#define R_DRAM_CONFIG__bank01sel__bit25 25
#define R_DRAM_CONFIG__bank01sel__bit26 26
#define R_DRAM_CONFIG__bank01sel__bit27 27
#define R_DRAM_CONFIG__bank01sel__bit28 28
#define R_DRAM_CONFIG__bank01sel__bit29 29

#define R_SDRAM_CONFIG (IO_TYPECAST_UDWORD 0xb000000c)
#define R_SDRAM_CONFIG__wmm1__BITNR 31
#define R_SDRAM_CONFIG__wmm1__WIDTH 1
#define R_SDRAM_CONFIG__wmm1__wmm 1
#define R_SDRAM_CONFIG__wmm1__norm 0
#define R_SDRAM_CONFIG__wmm0__BITNR 30
#define R_SDRAM_CONFIG__wmm0__WIDTH 1
#define R_SDRAM_CONFIG__wmm0__wmm 1
#define R_SDRAM_CONFIG__wmm0__norm 0
#define R_SDRAM_CONFIG__sh1__BITNR 27
#define R_SDRAM_CONFIG__sh1__WIDTH 3
#define R_SDRAM_CONFIG__sh0__BITNR 24
#define R_SDRAM_CONFIG__sh0__WIDTH 3
#define R_SDRAM_CONFIG__w__BITNR 23
#define R_SDRAM_CONFIG__w__WIDTH 1
#define R_SDRAM_CONFIG__w__bw16 0
#define R_SDRAM_CONFIG__w__bw32 1
#define R_SDRAM_CONFIG__type1__BITNR 22
#define R_SDRAM_CONFIG__type1__WIDTH 1
#define R_SDRAM_CONFIG__type1__bank2 0
#define R_SDRAM_CONFIG__type1__bank4 1
#define R_SDRAM_CONFIG__type0__BITNR 21
#define R_SDRAM_CONFIG__type0__WIDTH 1
#define R_SDRAM_CONFIG__type0__bank2 0
#define R_SDRAM_CONFIG__type0__bank4 1
#define R_SDRAM_CONFIG__group_sel__BITNR 16
#define R_SDRAM_CONFIG__group_sel__WIDTH 5
#define R_SDRAM_CONFIG__group_sel__grp0 0
#define R_SDRAM_CONFIG__group_sel__grp1 1
#define R_SDRAM_CONFIG__group_sel__bit9 9
#define R_SDRAM_CONFIG__group_sel__bit10 10
#define R_SDRAM_CONFIG__group_sel__bit11 11
#define R_SDRAM_CONFIG__group_sel__bit12 12
#define R_SDRAM_CONFIG__group_sel__bit13 13
#define R_SDRAM_CONFIG__group_sel__bit14 14
#define R_SDRAM_CONFIG__group_sel__bit15 15
#define R_SDRAM_CONFIG__group_sel__bit16 16
#define R_SDRAM_CONFIG__group_sel__bit17 17
#define R_SDRAM_CONFIG__group_sel__bit18 18
#define R_SDRAM_CONFIG__group_sel__bit19 19
#define R_SDRAM_CONFIG__group_sel__bit20 20
#define R_SDRAM_CONFIG__group_sel__bit21 21
#define R_SDRAM_CONFIG__group_sel__bit22 22
#define R_SDRAM_CONFIG__group_sel__bit23 23
#define R_SDRAM_CONFIG__group_sel__bit24 24
#define R_SDRAM_CONFIG__group_sel__bit25 25
#define R_SDRAM_CONFIG__group_sel__bit26 26
#define R_SDRAM_CONFIG__group_sel__bit27 27
#define R_SDRAM_CONFIG__group_sel__bit28 28
#define R_SDRAM_CONFIG__group_sel__bit29 29
#define R_SDRAM_CONFIG__ca1__BITNR 13
#define R_SDRAM_CONFIG__ca1__WIDTH 3
#define R_SDRAM_CONFIG__bank_sel1__BITNR 8
#define R_SDRAM_CONFIG__bank_sel1__WIDTH 5
#define R_SDRAM_CONFIG__bank_sel1__bit9 9
#define R_SDRAM_CONFIG__bank_sel1__bit10 10
#define R_SDRAM_CONFIG__bank_sel1__bit11 11
#define R_SDRAM_CONFIG__bank_sel1__bit12 12
#define R_SDRAM_CONFIG__bank_sel1__bit13 13
#define R_SDRAM_CONFIG__bank_sel1__bit14 14
#define R_SDRAM_CONFIG__bank_sel1__bit15 15
#define R_SDRAM_CONFIG__bank_sel1__bit16 16
#define R_SDRAM_CONFIG__bank_sel1__bit17 17
#define R_SDRAM_CONFIG__bank_sel1__bit18 18
#define R_SDRAM_CONFIG__bank_sel1__bit19 19
#define R_SDRAM_CONFIG__bank_sel1__bit20 20
#define R_SDRAM_CONFIG__bank_sel1__bit21 21
#define R_SDRAM_CONFIG__bank_sel1__bit22 22
#define R_SDRAM_CONFIG__bank_sel1__bit23 23
#define R_SDRAM_CONFIG__bank_sel1__bit24 24
#define R_SDRAM_CONFIG__bank_sel1__bit25 25
#define R_SDRAM_CONFIG__bank_sel1__bit26 26
#define R_SDRAM_CONFIG__bank_sel1__bit27 27
#define R_SDRAM_CONFIG__bank_sel1__bit28 28
#define R_SDRAM_CONFIG__bank_sel1__bit29 29
#define R_SDRAM_CONFIG__ca0__BITNR 5
#define R_SDRAM_CONFIG__ca0__WIDTH 3
#define R_SDRAM_CONFIG__bank_sel0__BITNR 0
#define R_SDRAM_CONFIG__bank_sel0__WIDTH 5
#define R_SDRAM_CONFIG__bank_sel0__bit9 9
#define R_SDRAM_CONFIG__bank_sel0__bit10 10
#define R_SDRAM_CONFIG__bank_sel0__bit11 11
#define R_SDRAM_CONFIG__bank_sel0__bit12 12
#define R_SDRAM_CONFIG__bank_sel0__bit13 13
#define R_SDRAM_CONFIG__bank_sel0__bit14 14
#define R_SDRAM_CONFIG__bank_sel0__bit15 15
#define R_SDRAM_CONFIG__bank_sel0__bit16 16
#define R_SDRAM_CONFIG__bank_sel0__bit17 17
#define R_SDRAM_CONFIG__bank_sel0__bit18 18
#define R_SDRAM_CONFIG__bank_sel0__bit19 19
#define R_SDRAM_CONFIG__bank_sel0__bit20 20
#define R_SDRAM_CONFIG__bank_sel0__bit21 21
#define R_SDRAM_CONFIG__bank_sel0__bit22 22
#define R_SDRAM_CONFIG__bank_sel0__bit23 23
#define R_SDRAM_CONFIG__bank_sel0__bit24 24
#define R_SDRAM_CONFIG__bank_sel0__bit25 25
#define R_SDRAM_CONFIG__bank_sel0__bit26 26
#define R_SDRAM_CONFIG__bank_sel0__bit27 27
#define R_SDRAM_CONFIG__bank_sel0__bit28 28
#define R_SDRAM_CONFIG__bank_sel0__bit29 29

/*
!* External DMA registers
!*/

#define R_EXT_DMA_0_CMD (IO_TYPECAST_UDWORD 0xb0000010)
#define R_EXT_DMA_0_CMD__cnt__BITNR 23
#define R_EXT_DMA_0_CMD__cnt__WIDTH 1
#define R_EXT_DMA_0_CMD__cnt__enable 1
#define R_EXT_DMA_0_CMD__cnt__disable 0
#define R_EXT_DMA_0_CMD__rqpol__BITNR 22
#define R_EXT_DMA_0_CMD__rqpol__WIDTH 1
#define R_EXT_DMA_0_CMD__rqpol__ahigh 0
#define R_EXT_DMA_0_CMD__rqpol__alow 1
#define R_EXT_DMA_0_CMD__apol__BITNR 21
#define R_EXT_DMA_0_CMD__apol__WIDTH 1
#define R_EXT_DMA_0_CMD__apol__ahigh 0
#define R_EXT_DMA_0_CMD__apol__alow 1
#define R_EXT_DMA_0_CMD__rq_ack__BITNR 20
#define R_EXT_DMA_0_CMD__rq_ack__WIDTH 1
#define R_EXT_DMA_0_CMD__rq_ack__burst 0
#define R_EXT_DMA_0_CMD__rq_ack__handsh 1
#define R_EXT_DMA_0_CMD__wid__BITNR 18
#define R_EXT_DMA_0_CMD__wid__WIDTH 2
#define R_EXT_DMA_0_CMD__wid__byte 0
#define R_EXT_DMA_0_CMD__wid__word 1
#define R_EXT_DMA_0_CMD__wid__dword 2
#define R_EXT_DMA_0_CMD__dir__BITNR 17
#define R_EXT_DMA_0_CMD__dir__WIDTH 1
#define R_EXT_DMA_0_CMD__dir__input 0
#define R_EXT_DMA_0_CMD__dir__output 1
#define R_EXT_DMA_0_CMD__run__BITNR 16
#define R_EXT_DMA_0_CMD__run__WIDTH 1
#define R_EXT_DMA_0_CMD__run__start 1
#define R_EXT_DMA_0_CMD__run__stop 0
#define R_EXT_DMA_0_CMD__trf_count__BITNR 0
#define R_EXT_DMA_0_CMD__trf_count__WIDTH 16

#define R_EXT_DMA_0_STAT (IO_TYPECAST_RO_UDWORD 0xb0000010)
#define R_EXT_DMA_0_STAT__run__BITNR 16
#define R_EXT_DMA_0_STAT__run__WIDTH 1
#define R_EXT_DMA_0_STAT__run__start 1
#define R_EXT_DMA_0_STAT__run__stop 0
#define R_EXT_DMA_0_STAT__trf_count__BITNR 0
#define R_EXT_DMA_0_STAT__trf_count__WIDTH 16

#define R_EXT_DMA_0_ADDR (IO_TYPECAST_UDWORD 0xb0000014)
#define R_EXT_DMA_0_ADDR__ext0_addr__BITNR 2
#define R_EXT_DMA_0_ADDR__ext0_addr__WIDTH 28

#define R_EXT_DMA_1_CMD (IO_TYPECAST_UDWORD 0xb0000018)
#define R_EXT_DMA_1_CMD__cnt__BITNR 23
#define R_EXT_DMA_1_CMD__cnt__WIDTH 1
#define R_EXT_DMA_1_CMD__cnt__enable 1
#define R_EXT_DMA_1_CMD__cnt__disable 0
#define R_EXT_DMA_1_CMD__rqpol__BITNR 22
#define R_EXT_DMA_1_CMD__rqpol__WIDTH 1
#define R_EXT_DMA_1_CMD__rqpol__ahigh 0
#define R_EXT_DMA_1_CMD__rqpol__alow 1
#define R_EXT_DMA_1_CMD__apol__BITNR 21
#define R_EXT_DMA_1_CMD__apol__WIDTH 1
#define R_EXT_DMA_1_CMD__apol__ahigh 0
#define R_EXT_DMA_1_CMD__apol__alow 1
#define R_EXT_DMA_1_CMD__rq_ack__BITNR 20
#define R_EXT_DMA_1_CMD__rq_ack__WIDTH 1
#define R_EXT_DMA_1_CMD__rq_ack__burst 0
#define R_EXT_DMA_1_CMD__rq_ack__handsh 1
#define R_EXT_DMA_1_CMD__wid__BITNR 18
#define R_EXT_DMA_1_CMD__wid__WIDTH 2
#define R_EXT_DMA_1_CMD__wid__byte 0
#define R_EXT_DMA_1_CMD__wid__word 1
#define R_EXT_DMA_1_CMD__wid__dword 2
#define R_EXT_DMA_1_CMD__dir__BITNR 17
#define R_EXT_DMA_1_CMD__dir__WIDTH 1
#define R_EXT_DMA_1_CMD__dir__input 0
#define R_EXT_DMA_1_CMD__dir__output 1
#define R_EXT_DMA_1_CMD__run__BITNR 16
#define R_EXT_DMA_1_CMD__run__WIDTH 1
#define R_EXT_DMA_1_CMD__run__start 1
#define R_EXT_DMA_1_CMD__run__stop 0
#define R_EXT_DMA_1_CMD__trf_count__BITNR 0
#define R_EXT_DMA_1_CMD__trf_count__WIDTH 16

#define R_EXT_DMA_1_STAT (IO_TYPECAST_RO_UDWORD 0xb0000018)
#define R_EXT_DMA_1_STAT__run__BITNR 16
#define R_EXT_DMA_1_STAT__run__WIDTH 1
#define R_EXT_DMA_1_STAT__run__start 1
#define R_EXT_DMA_1_STAT__run__stop 0
#define R_EXT_DMA_1_STAT__trf_count__BITNR 0
#define R_EXT_DMA_1_STAT__trf_count__WIDTH 16

#define R_EXT_DMA_1_ADDR (IO_TYPECAST_UDWORD 0xb000001c)
#define R_EXT_DMA_1_ADDR__ext0_addr__BITNR 2
#define R_EXT_DMA_1_ADDR__ext0_addr__WIDTH 28

/*
!* Timer registers
!*/

#define R_TIMER_CTRL (IO_TYPECAST_UDWORD 0xb0000020)
#define R_TIMER_CTRL__timerdiv1__BITNR 24
#define R_TIMER_CTRL__timerdiv1__WIDTH 8
#define R_TIMER_CTRL__timerdiv0__BITNR 16
#define R_TIMER_CTRL__timerdiv0__WIDTH 8
#define R_TIMER_CTRL__presc_timer1__BITNR 15
#define R_TIMER_CTRL__presc_timer1__WIDTH 1
#define R_TIMER_CTRL__presc_timer1__normal 0
#define R_TIMER_CTRL__presc_timer1__prescale 1
#define R_TIMER_CTRL__i1__BITNR 14
#define R_TIMER_CTRL__i1__WIDTH 1
#define R_TIMER_CTRL__i1__clr 1
#define R_TIMER_CTRL__i1__nop 0
#define R_TIMER_CTRL__tm1__BITNR 12
#define R_TIMER_CTRL__tm1__WIDTH 2
#define R_TIMER_CTRL__tm1__stop_ld 0
#define R_TIMER_CTRL__tm1__freeze 1
#define R_TIMER_CTRL__tm1__run 2
#define R_TIMER_CTRL__tm1__reserved 3
#define R_TIMER_CTRL__clksel1__BITNR 8
#define R_TIMER_CTRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__clksel1__c300Hz 0
#define R_TIMER_CTRL__clksel1__c600Hz 1
#define R_TIMER_CTRL__clksel1__c1200Hz 2
#define R_TIMER_CTRL__clksel1__c2400Hz 3
#define R_TIMER_CTRL__clksel1__c4800Hz 4
#define R_TIMER_CTRL__clksel1__c9600Hz 5
#define R_TIMER_CTRL__clksel1__c19k2Hz 6
#define R_TIMER_CTRL__clksel1__c38k4Hz 7
#define R_TIMER_CTRL__clksel1__c57k6Hz 8
#define R_TIMER_CTRL__clksel1__c115k2Hz 9
#define R_TIMER_CTRL__clksel1__c230k4Hz 10
#define R_TIMER_CTRL__clksel1__c460k8Hz 11
#define R_TIMER_CTRL__clksel1__c921k6Hz 12
#define R_TIMER_CTRL__clksel1__c1843k2Hz 13
#define R_TIMER_CTRL__clksel1__c6250kHz 14
#define R_TIMER_CTRL__clksel1__cascade0 15
#define R_TIMER_CTRL__presc_ext__BITNR 7
#define R_TIMER_CTRL__presc_ext__WIDTH 1
#define R_TIMER_CTRL__presc_ext__prescale 0
#define R_TIMER_CTRL__presc_ext__external 1
#define R_TIMER_CTRL__i0__BITNR 6
#define R_TIMER_CTRL__i0__WIDTH 1
#define R_TIMER_CTRL__i0__clr 1
#define R_TIMER_CTRL__i0__nop 0
#define R_TIMER_CTRL__tm0__BITNR 4
#define R_TIMER_CTRL__tm0__WIDTH 2
#define R_TIMER_CTRL__tm0__stop_ld 0
#define R_TIMER_CTRL__tm0__freeze 1
#define R_TIMER_CTRL__tm0__run 2
#define R_TIMER_CTRL__tm0__reserved 3
#define R_TIMER_CTRL__clksel0__BITNR 0
#define R_TIMER_CTRL__clksel0__WIDTH 4
#define R_TIMER_CTRL__clksel0__c300Hz 0
#define R_TIMER_CTRL__clksel0__c600Hz 1
#define R_TIMER_CTRL__clksel0__c1200Hz 2
#define R_TIMER_CTRL__clksel0__c2400Hz 3
#define R_TIMER_CTRL__clksel0__c4800Hz 4
#define R_TIMER_CTRL__clksel0__c9600Hz 5
#define R_TIMER_CTRL__clksel0__c19k2Hz 6
#define R_TIMER_CTRL__clksel0__c38k4Hz 7
#define R_TIMER_CTRL__clksel0__c57k6Hz 8
#define R_TIMER_CTRL__clksel0__c115k2Hz 9
#define R_TIMER_CTRL__clksel0__c230k4Hz 10
#define R_TIMER_CTRL__clksel0__c460k8Hz 11
#define R_TIMER_CTRL__clksel0__c921k6Hz 12
#define R_TIMER_CTRL__clksel0__c1843k2Hz 13
#define R_TIMER_CTRL__clksel0__c6250kHz 14
#define R_TIMER_CTRL__clksel0__flexible 15

#define R_TIMER_DATA (IO_TYPECAST_RO_UDWORD 0xb0000020)
#define R_TIMER_DATA__timer1__BITNR 24
#define R_TIMER_DATA__timer1__WIDTH 8
#define R_TIMER_DATA__timer0__BITNR 16
#define R_TIMER_DATA__timer0__WIDTH 8
#define R_TIMER_DATA__clkdiv_high__BITNR 8
#define R_TIMER_DATA__clkdiv_high__WIDTH 8
#define R_TIMER_DATA__clkdiv_low__BITNR 0
#define R_TIMER_DATA__clkdiv_low__WIDTH 8

#define R_TIMER01_DATA (IO_TYPECAST_RO_UWORD 0xb0000022)
#define R_TIMER01_DATA__count__BITNR 0
#define R_TIMER01_DATA__count__WIDTH 16

#define R_TIMER0_DATA (IO_TYPECAST_RO_BYTE 0xb0000022)
#define R_TIMER0_DATA__count__BITNR 0
#define R_TIMER0_DATA__count__WIDTH 8

#define R_TIMER1_DATA (IO_TYPECAST_RO_BYTE 0xb0000023)
#define R_TIMER1_DATA__count__BITNR 0
#define R_TIMER1_DATA__count__WIDTH 8

#define R_WATCHDOG (IO_TYPECAST_UDWORD 0xb0000024)
#define R_WATCHDOG__key__BITNR 1
#define R_WATCHDOG__key__WIDTH 3
#define R_WATCHDOG__enable__BITNR 0
#define R_WATCHDOG__enable__WIDTH 1
#define R_WATCHDOG__enable__stop 0
#define R_WATCHDOG__enable__start 1

#define R_CLOCK_PRESCALE (IO_TYPECAST_UDWORD 0xb00000f0)
#define R_CLOCK_PRESCALE__ser_presc__BITNR 16
#define R_CLOCK_PRESCALE__ser_presc__WIDTH 16
#define R_CLOCK_PRESCALE__tim_presc__BITNR 0
#define R_CLOCK_PRESCALE__tim_presc__WIDTH 16

#define R_SERIAL_PRESCALE (IO_TYPECAST_UWORD 0xb00000f2)
#define R_SERIAL_PRESCALE__ser_presc__BITNR 0
#define R_SERIAL_PRESCALE__ser_presc__WIDTH 16

#define R_TIMER_PRESCALE (IO_TYPECAST_UWORD 0xb00000f0)
#define R_TIMER_PRESCALE__tim_presc__BITNR 0
#define R_TIMER_PRESCALE__tim_presc__WIDTH 16

#define R_PRESCALE_STATUS (IO_TYPECAST_RO_UDWORD 0xb00000f0)
#define R_PRESCALE_STATUS__ser_status__BITNR 16
#define R_PRESCALE_STATUS__ser_status__WIDTH 16
#define R_PRESCALE_STATUS__tim_status__BITNR 0
#define R_PRESCALE_STATUS__tim_status__WIDTH 16

#define R_SER_PRESC_STATUS (IO_TYPECAST_RO_UWORD 0xb00000f2)
#define R_SER_PRESC_STATUS__ser_status__BITNR 0
#define R_SER_PRESC_STATUS__ser_status__WIDTH 16

#define R_TIM_PRESC_STATUS (IO_TYPECAST_RO_UWORD 0xb00000f0)
#define R_TIM_PRESC_STATUS__tim_status__BITNR 0
#define R_TIM_PRESC_STATUS__tim_status__WIDTH 16

#define R_SYNC_SERIAL_PRESCALE (IO_TYPECAST_UDWORD 0xb00000f4)
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__BITNR 23
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__codec 0
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__baudrate 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__BITNR 22
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__external 0
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__internal 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__BITNR 21
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__codec 0
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__baudrate 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__BITNR 20
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__external 0
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__internal 1
#define R_SYNC_SERIAL_PRESCALE__prescaler__BITNR 16
#define R_SYNC_SERIAL_PRESCALE__prescaler__WIDTH 3
#define R_SYNC_SERIAL_PRESCALE__prescaler__div1 0
#define R_SYNC_SERIAL_PRESCALE__prescaler__div2 1
#define R_SYNC_SERIAL_PRESCALE__prescaler__div4 2
#define R_SYNC_SERIAL_PRESCALE__prescaler__div8 3
#define R_SYNC_SERIAL_PRESCALE__prescaler__div16 4
#define R_SYNC_SERIAL_PRESCALE__prescaler__div32 5
#define R_SYNC_SERIAL_PRESCALE__prescaler__div64 6
#define R_SYNC_SERIAL_PRESCALE__prescaler__div128 7
#define R_SYNC_SERIAL_PRESCALE__warp_mode__BITNR 15
#define R_SYNC_SERIAL_PRESCALE__warp_mode__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__warp_mode__normal 0
#define R_SYNC_SERIAL_PRESCALE__warp_mode__enabled 1
#define R_SYNC_SERIAL_PRESCALE__frame_rate__BITNR 11
#define R_SYNC_SERIAL_PRESCALE__frame_rate__WIDTH 4
#define R_SYNC_SERIAL_PRESCALE__word_rate__BITNR 0
#define R_SYNC_SERIAL_PRESCALE__word_rate__WIDTH 10

/*
!* Shared RAM interface registers
!*/

#define R_SHARED_RAM_CONFIG (IO_TYPECAST_UDWORD 0xb0000040)
#define R_SHARED_RAM_CONFIG__width__BITNR 3
#define R_SHARED_RAM_CONFIG__width__WIDTH 1
#define R_SHARED_RAM_CONFIG__width__byte 0
#define R_SHARED_RAM_CONFIG__width__word 1
#define R_SHARED_RAM_CONFIG__enable__BITNR 2
#define R_SHARED_RAM_CONFIG__enable__WIDTH 1
#define R_SHARED_RAM_CONFIG__enable__yes 1
#define R_SHARED_RAM_CONFIG__enable__no 0
#define R_SHARED_RAM_CONFIG__pint__BITNR 1
#define R_SHARED_RAM_CONFIG__pint__WIDTH 1
#define R_SHARED_RAM_CONFIG__pint__int 1
#define R_SHARED_RAM_CONFIG__pint__nop 0
#define R_SHARED_RAM_CONFIG__clri__BITNR 0
#define R_SHARED_RAM_CONFIG__clri__WIDTH 1
#define R_SHARED_RAM_CONFIG__clri__clr 1
#define R_SHARED_RAM_CONFIG__clri__nop 0

#define R_SHARED_RAM_ADDR (IO_TYPECAST_UDWORD 0xb0000044)
#define R_SHARED_RAM_ADDR__base_addr__BITNR 8
#define R_SHARED_RAM_ADDR__base_addr__WIDTH 22

/*
!* General config registers
!*/

#define R_GEN_CONFIG (IO_TYPECAST_UDWORD 0xb000002c)
#define R_GEN_CONFIG__par_w__BITNR 31
#define R_GEN_CONFIG__par_w__WIDTH 1
#define R_GEN_CONFIG__par_w__select 1
#define R_GEN_CONFIG__par_w__disable 0
#define R_GEN_CONFIG__usb2__BITNR 30
#define R_GEN_CONFIG__usb2__WIDTH 1
#define R_GEN_CONFIG__usb2__select 1
#define R_GEN_CONFIG__usb2__disable 0
#define R_GEN_CONFIG__usb1__BITNR 29
#define R_GEN_CONFIG__usb1__WIDTH 1
#define R_GEN_CONFIG__usb1__select 1
#define R_GEN_CONFIG__usb1__disable 0
#define R_GEN_CONFIG__g24dir__BITNR 27
#define R_GEN_CONFIG__g24dir__WIDTH 1
#define R_GEN_CONFIG__g24dir__in 0
#define R_GEN_CONFIG__g24dir__out 1
#define R_GEN_CONFIG__g16_23dir__BITNR 26
#define R_GEN_CONFIG__g16_23dir__WIDTH 1
#define R_GEN_CONFIG__g16_23dir__in 0
#define R_GEN_CONFIG__g16_23dir__out 1
#define R_GEN_CONFIG__g8_15dir__BITNR 25
#define R_GEN_CONFIG__g8_15dir__WIDTH 1
#define R_GEN_CONFIG__g8_15dir__in 0
#define R_GEN_CONFIG__g8_15dir__out 1
#define R_GEN_CONFIG__g0dir__BITNR 24
#define R_GEN_CONFIG__g0dir__WIDTH 1
#define R_GEN_CONFIG__g0dir__in 0
#define R_GEN_CONFIG__g0dir__out 1
#define R_GEN_CONFIG__dma9__BITNR 23
#define R_GEN_CONFIG__dma9__WIDTH 1
#define R_GEN_CONFIG__dma9__usb 0
#define R_GEN_CONFIG__dma9__serial1 1
#define R_GEN_CONFIG__dma8__BITNR 22
#define R_GEN_CONFIG__dma8__WIDTH 1
#define R_GEN_CONFIG__dma8__usb 0
#define R_GEN_CONFIG__dma8__serial1 1
#define R_GEN_CONFIG__dma7__BITNR 20
#define R_GEN_CONFIG__dma7__WIDTH 2
#define R_GEN_CONFIG__dma7__unused 0
#define R_GEN_CONFIG__dma7__serial0 1
#define R_GEN_CONFIG__dma7__extdma1 2
#define R_GEN_CONFIG__dma7__intdma6 3
#define R_GEN_CONFIG__dma6__BITNR 18
#define R_GEN_CONFIG__dma6__WIDTH 2
#define R_GEN_CONFIG__dma6__unused 0
#define R_GEN_CONFIG__dma6__serial0 1
#define R_GEN_CONFIG__dma6__extdma1 2
#define R_GEN_CONFIG__dma6__intdma7 3
#define R_GEN_CONFIG__dma5__BITNR 16
#define R_GEN_CONFIG__dma5__WIDTH 2
#define R_GEN_CONFIG__dma5__par1 0
#define R_GEN_CONFIG__dma5__scsi1 1
#define R_GEN_CONFIG__dma5__serial3 2
#define R_GEN_CONFIG__dma5__extdma0 3
#define R_GEN_CONFIG__dma4__BITNR 14
#define R_GEN_CONFIG__dma4__WIDTH 2
#define R_GEN_CONFIG__dma4__par1 0
#define R_GEN_CONFIG__dma4__scsi1 1
#define R_GEN_CONFIG__dma4__serial3 2
#define R_GEN_CONFIG__dma4__extdma0 3
#define R_GEN_CONFIG__dma3__BITNR 12
#define R_GEN_CONFIG__dma3__WIDTH 2
#define R_GEN_CONFIG__dma3__par0 0
#define R_GEN_CONFIG__dma3__scsi0 1
#define R_GEN_CONFIG__dma3__serial2 2
#define R_GEN_CONFIG__dma3__ata 3
#define R_GEN_CONFIG__dma2__BITNR 10
#define R_GEN_CONFIG__dma2__WIDTH 2
#define R_GEN_CONFIG__dma2__par0 0
#define R_GEN_CONFIG__dma2__scsi0 1
#define R_GEN_CONFIG__dma2__serial2 2
#define R_GEN_CONFIG__dma2__ata 3
#define R_GEN_CONFIG__mio_w__BITNR 9
#define R_GEN_CONFIG__mio_w__WIDTH 1
#define R_GEN_CONFIG__mio_w__select 1
#define R_GEN_CONFIG__mio_w__disable 0
#define R_GEN_CONFIG__ser3__BITNR 8
#define R_GEN_CONFIG__ser3__WIDTH 1
#define R_GEN_CONFIG__ser3__select 1
#define R_GEN_CONFIG__ser3__disable 0
#define R_GEN_CONFIG__par1__BITNR 7
#define R_GEN_CONFIG__par1__WIDTH 1
#define R_GEN_CONFIG__par1__select 1
#define R_GEN_CONFIG__par1__disable 0
#define R_GEN_CONFIG__scsi0w__BITNR 6
#define R_GEN_CONFIG__scsi0w__WIDTH 1
#define R_GEN_CONFIG__scsi0w__select 1
#define R_GEN_CONFIG__scsi0w__disable 0
#define R_GEN_CONFIG__scsi1__BITNR 5
#define R_GEN_CONFIG__scsi1__WIDTH 1
#define R_GEN_CONFIG__scsi1__select 1
#define R_GEN_CONFIG__scsi1__disable 0
#define R_GEN_CONFIG__mio__BITNR 4
#define R_GEN_CONFIG__mio__WIDTH 1
#define R_GEN_CONFIG__mio__select 1
#define R_GEN_CONFIG__mio__disable 0
#define R_GEN_CONFIG__ser2__BITNR 3
#define R_GEN_CONFIG__ser2__WIDTH 1
#define R_GEN_CONFIG__ser2__select 1
#define R_GEN_CONFIG__ser2__disable 0
#define R_GEN_CONFIG__par0__BITNR 2
#define R_GEN_CONFIG__par0__WIDTH 1
#define R_GEN_CONFIG__par0__select 1
#define R_GEN_CONFIG__par0__disable 0
#define R_GEN_CONFIG__ata__BITNR 1
#define R_GEN_CONFIG__ata__WIDTH 1
#define R_GEN_CONFIG__ata__select 1
#define R_GEN_CONFIG__ata__disable 0
#define R_GEN_CONFIG__scsi0__BITNR 0
#define R_GEN_CONFIG__scsi0__WIDTH 1
#define R_GEN_CONFIG__scsi0__select 1
#define R_GEN_CONFIG__scsi0__disable 0

#define R_GEN_CONFIG_II (IO_TYPECAST_UDWORD 0xb0000034)
#define R_GEN_CONFIG_II__sermode3__BITNR 6
#define R_GEN_CONFIG_II__sermode3__WIDTH 1
#define R_GEN_CONFIG_II__sermode3__async 0
#define R_GEN_CONFIG_II__sermode3__sync 1
#define R_GEN_CONFIG_II__sermode1__BITNR 4
#define R_GEN_CONFIG_II__sermode1__WIDTH 1
#define R_GEN_CONFIG_II__sermode1__async 0
#define R_GEN_CONFIG_II__sermode1__sync 1
#define R_GEN_CONFIG_II__ext_clk__BITNR 2
#define R_GEN_CONFIG_II__ext_clk__WIDTH 1
#define R_GEN_CONFIG_II__ext_clk__select 1
#define R_GEN_CONFIG_II__ext_clk__disable 0
#define R_GEN_CONFIG_II__ser2__BITNR 1
#define R_GEN_CONFIG_II__ser2__WIDTH 1
#define R_GEN_CONFIG_II__ser2__select 1
#define R_GEN_CONFIG_II__ser2__disable 0
#define R_GEN_CONFIG_II__ser3__BITNR 0
#define R_GEN_CONFIG_II__ser3__WIDTH 1
#define R_GEN_CONFIG_II__ser3__select 1
#define R_GEN_CONFIG_II__ser3__disable 0

#define R_PORT_G_DATA (IO_TYPECAST_UDWORD 0xb0000028)
#define R_PORT_G_DATA__data__BITNR 0
#define R_PORT_G_DATA__data__WIDTH 32

/*
!* General port configuration registers
!*/

#define R_PORT_PA_SET (IO_TYPECAST_UDWORD 0xb0000030)
#define R_PORT_PA_SET__dir7__BITNR 15
#define R_PORT_PA_SET__dir7__WIDTH 1
#define R_PORT_PA_SET__dir7__input 0
#define R_PORT_PA_SET__dir7__output 1
#define R_PORT_PA_SET__dir6__BITNR 14
#define R_PORT_PA_SET__dir6__WIDTH 1
#define R_PORT_PA_SET__dir6__input 0
#define R_PORT_PA_SET__dir6__output 1
#define R_PORT_PA_SET__dir5__BITNR 13
#define R_PORT_PA_SET__dir5__WIDTH 1
#define R_PORT_PA_SET__dir5__input 0
#define R_PORT_PA_SET__dir5__output 1
#define R_PORT_PA_SET__dir4__BITNR 12
#define R_PORT_PA_SET__dir4__WIDTH 1
#define R_PORT_PA_SET__dir4__input 0
#define R_PORT_PA_SET__dir4__output 1
#define R_PORT_PA_SET__dir3__BITNR 11
#define R_PORT_PA_SET__dir3__WIDTH 1
#define R_PORT_PA_SET__dir3__input 0
#define R_PORT_PA_SET__dir3__output 1
#define R_PORT_PA_SET__dir2__BITNR 10
#define R_PORT_PA_SET__dir2__WIDTH 1
#define R_PORT_PA_SET__dir2__input 0
#define R_PORT_PA_SET__dir2__output 1
#define R_PORT_PA_SET__dir1__BITNR 9
#define R_PORT_PA_SET__dir1__WIDTH 1
#define R_PORT_PA_SET__dir1__input 0
#define R_PORT_PA_SET__dir1__output 1
#define R_PORT_PA_SET__dir0__BITNR 8
#define R_PORT_PA_SET__dir0__WIDTH 1
#define R_PORT_PA_SET__dir0__input 0
#define R_PORT_PA_SET__dir0__output 1
#define R_PORT_PA_SET__data_out__BITNR 0
#define R_PORT_PA_SET__data_out__WIDTH 8

#define R_PORT_PA_DATA (IO_TYPECAST_BYTE 0xb0000030)
#define R_PORT_PA_DATA__data_out__BITNR 0
#define R_PORT_PA_DATA__data_out__WIDTH 8

#define R_PORT_PA_DIR (IO_TYPECAST_BYTE 0xb0000031)
#define R_PORT_PA_DIR__dir7__BITNR 7
#define R_PORT_PA_DIR__dir7__WIDTH 1
#define R_PORT_PA_DIR__dir7__input 0
#define R_PORT_PA_DIR__dir7__output 1
#define R_PORT_PA_DIR__dir6__BITNR 6
#define R_PORT_PA_DIR__dir6__WIDTH 1
#define R_PORT_PA_DIR__dir6__input 0
#define R_PORT_PA_DIR__dir6__output 1
#define R_PORT_PA_DIR__dir5__BITNR 5
#define R_PORT_PA_DIR__dir5__WIDTH 1
#define R_PORT_PA_DIR__dir5__input 0
#define R_PORT_PA_DIR__dir5__output 1
#define R_PORT_PA_DIR__dir4__BITNR 4
#define R_PORT_PA_DIR__dir4__WIDTH 1
#define R_PORT_PA_DIR__dir4__input 0
#define R_PORT_PA_DIR__dir4__output 1
#define R_PORT_PA_DIR__dir3__BITNR 3
#define R_PORT_PA_DIR__dir3__WIDTH 1
#define R_PORT_PA_DIR__dir3__input 0
#define R_PORT_PA_DIR__dir3__output 1
#define R_PORT_PA_DIR__dir2__BITNR 2
#define R_PORT_PA_DIR__dir2__WIDTH 1
#define R_PORT_PA_DIR__dir2__input 0
#define R_PORT_PA_DIR__dir2__output 1
#define R_PORT_PA_DIR__dir1__BITNR 1
#define R_PORT_PA_DIR__dir1__WIDTH 1
#define R_PORT_PA_DIR__dir1__input 0
#define R_PORT_PA_DIR__dir1__output 1
#define R_PORT_PA_DIR__dir0__BITNR 0
#define R_PORT_PA_DIR__dir0__WIDTH 1
#define R_PORT_PA_DIR__dir0__input 0
#define R_PORT_PA_DIR__dir0__output 1

#define R_PORT_PA_READ (IO_TYPECAST_RO_UDWORD 0xb0000030)
#define R_PORT_PA_READ__data_in__BITNR 0
#define R_PORT_PA_READ__data_in__WIDTH 8

#define R_PORT_PB_SET (IO_TYPECAST_UDWORD 0xb0000038)
#define R_PORT_PB_SET__syncser3__BITNR 29
#define R_PORT_PB_SET__syncser3__WIDTH 1
#define R_PORT_PB_SET__syncser3__port_cs 0
#define R_PORT_PB_SET__syncser3__ss3extra 1
#define R_PORT_PB_SET__syncser1__BITNR 28
#define R_PORT_PB_SET__syncser1__WIDTH 1
#define R_PORT_PB_SET__syncser1__port_cs 0
#define R_PORT_PB_SET__syncser1__ss1extra 1
#define R_PORT_PB_SET__i2c_en__BITNR 27
#define R_PORT_PB_SET__i2c_en__WIDTH 1
#define R_PORT_PB_SET__i2c_en__off 0
#define R_PORT_PB_SET__i2c_en__on 1
#define R_PORT_PB_SET__i2c_d__BITNR 26
#define R_PORT_PB_SET__i2c_d__WIDTH 1
#define R_PORT_PB_SET__i2c_clk__BITNR 25
#define R_PORT_PB_SET__i2c_clk__WIDTH 1
#define R_PORT_PB_SET__i2c_oe___BITNR 24
#define R_PORT_PB_SET__i2c_oe___WIDTH 1
#define R_PORT_PB_SET__i2c_oe___enable 0
#define R_PORT_PB_SET__i2c_oe___disable 1
#define R_PORT_PB_SET__cs7__BITNR 23
#define R_PORT_PB_SET__cs7__WIDTH 1
#define R_PORT_PB_SET__cs7__port 0
#define R_PORT_PB_SET__cs7__cs 1
#define R_PORT_PB_SET__cs6__BITNR 22
#define R_PORT_PB_SET__cs6__WIDTH 1
#define R_PORT_PB_SET__cs6__port 0
#define R_PORT_PB_SET__cs6__cs 1
#define R_PORT_PB_SET__cs5__BITNR 21
#define R_PORT_PB_SET__cs5__WIDTH 1
#define R_PORT_PB_SET__cs5__port 0
#define R_PORT_PB_SET__cs5__cs 1
#define R_PORT_PB_SET__cs4__BITNR 20
#define R_PORT_PB_SET__cs4__WIDTH 1
#define R_PORT_PB_SET__cs4__port 0
#define R_PORT_PB_SET__cs4__cs 1
#define R_PORT_PB_SET__cs3__BITNR 19
#define R_PORT_PB_SET__cs3__WIDTH 1
#define R_PORT_PB_SET__cs3__port 0
#define R_PORT_PB_SET__cs3__cs 1
#define R_PORT_PB_SET__cs2__BITNR 18
#define R_PORT_PB_SET__cs2__WIDTH 1
#define R_PORT_PB_SET__cs2__port 0
#define R_PORT_PB_SET__cs2__cs 1
#define R_PORT_PB_SET__scsi1__BITNR 17
#define R_PORT_PB_SET__scsi1__WIDTH 1
#define R_PORT_PB_SET__scsi1__port_cs 0
#define R_PORT_PB_SET__scsi1__enph 1
#define R_PORT_PB_SET__scsi0__BITNR 16
#define R_PORT_PB_SET__scsi0__WIDTH 1
#define R_PORT_PB_SET__scsi0__port_cs 0
#define R_PORT_PB_SET__scsi0__enph 1
#define R_PORT_PB_SET__dir7__BITNR 15
#define R_PORT_PB_SET__dir7__WIDTH 1
#define R_PORT_PB_SET__dir7__input 0
#define R_PORT_PB_SET__dir7__output 1
#define R_PORT_PB_SET__dir6__BITNR 14
#define R_PORT_PB_SET__dir6__WIDTH 1
#define R_PORT_PB_SET__dir6__input 0
#define R_PORT_PB_SET__dir6__output 1
#define R_PORT_PB_SET__dir5__BITNR 13
#define R_PORT_PB_SET__dir5__WIDTH 1
#define R_PORT_PB_SET__dir5__input 0
#define R_PORT_PB_SET__dir5__output 1
#define R_PORT_PB_SET__dir4__BITNR 12
#define R_PORT_PB_SET__dir4__WIDTH 1
#define R_PORT_PB_SET__dir4__input 0
#define R_PORT_PB_SET__dir4__output 1
#define R_PORT_PB_SET__dir3__BITNR 11
#define R_PORT_PB_SET__dir3__WIDTH 1
#define R_PORT_PB_SET__dir3__input 0
#define R_PORT_PB_SET__dir3__output 1
#define R_PORT_PB_SET__dir2__BITNR 10
#define R_PORT_PB_SET__dir2__WIDTH 1
#define R_PORT_PB_SET__dir2__input 0
#define R_PORT_PB_SET__dir2__output 1
#define R_PORT_PB_SET__dir1__BITNR 9
#define R_PORT_PB_SET__dir1__WIDTH 1
#define R_PORT_PB_SET__dir1__input 0
#define R_PORT_PB_SET__dir1__output 1
#define R_PORT_PB_SET__dir0__BITNR 8
#define R_PORT_PB_SET__dir0__WIDTH 1
#define R_PORT_PB_SET__dir0__input 0
#define R_PORT_PB_SET__dir0__output 1
#define R_PORT_PB_SET__data_out__BITNR 0
#define R_PORT_PB_SET__data_out__WIDTH 8

#define R_PORT_PB_DATA (IO_TYPECAST_BYTE 0xb0000038)
#define R_PORT_PB_DATA__data_out__BITNR 0
#define R_PORT_PB_DATA__data_out__WIDTH 8

#define R_PORT_PB_DIR (IO_TYPECAST_BYTE 0xb0000039)
#define R_PORT_PB_DIR__dir7__BITNR 7
#define R_PORT_PB_DIR__dir7__WIDTH 1
#define R_PORT_PB_DIR__dir7__input 0
#define R_PORT_PB_DIR__dir7__output 1
#define R_PORT_PB_DIR__dir6__BITNR 6
#define R_PORT_PB_DIR__dir6__WIDTH 1
#define R_PORT_PB_DIR__dir6__input 0
#define R_PORT_PB_DIR__dir6__output 1
#define R_PORT_PB_DIR__dir5__BITNR 5
#define R_PORT_PB_DIR__dir5__WIDTH 1
#define R_PORT_PB_DIR__dir5__input 0
#define R_PORT_PB_DIR__dir5__output 1
#define R_PORT_PB_DIR__dir4__BITNR 4
#define R_PORT_PB_DIR__dir4__WIDTH 1
#define R_PORT_PB_DIR__dir4__input 0
#define R_PORT_PB_DIR__dir4__output 1
#define R_PORT_PB_DIR__dir3__BITNR 3
#define R_PORT_PB_DIR__dir3__WIDTH 1
#define R_PORT_PB_DIR__dir3__input 0
#define R_PORT_PB_DIR__dir3__output 1
#define R_PORT_PB_DIR__dir2__BITNR 2
#define R_PORT_PB_DIR__dir2__WIDTH 1
#define R_PORT_PB_DIR__dir2__input 0
#define R_PORT_PB_DIR__dir2__output 1
#define R_PORT_PB_DIR__dir1__BITNR 1
#define R_PORT_PB_DIR__dir1__WIDTH 1
#define R_PORT_PB_DIR__dir1__input 0
#define R_PORT_PB_DIR__dir1__output 1
#define R_PORT_PB_DIR__dir0__BITNR 0
#define R_PORT_PB_DIR__dir0__WIDTH 1
#define R_PORT_PB_DIR__dir0__input 0
#define R_PORT_PB_DIR__dir0__output 1

#define R_PORT_PB_CONFIG (IO_TYPECAST_BYTE 0xb000003a)
#define R_PORT_PB_CONFIG__cs7__BITNR 7
#define R_PORT_PB_CONFIG__cs7__WIDTH 1
#define R_PORT_PB_CONFIG__cs7__port 0
#define R_PORT_PB_CONFIG__cs7__cs 1
#define R_PORT_PB_CONFIG__cs6__BITNR 6
#define R_PORT_PB_CONFIG__cs6__WIDTH 1
#define R_PORT_PB_CONFIG__cs6__port 0
#define R_PORT_PB_CONFIG__cs6__cs 1
#define R_PORT_PB_CONFIG__cs5__BITNR 5
#define R_PORT_PB_CONFIG__cs5__WIDTH 1
#define R_PORT_PB_CONFIG__cs5__port 0
#define R_PORT_PB_CONFIG__cs5__cs 1
#define R_PORT_PB_CONFIG__cs4__BITNR 4
#define R_PORT_PB_CONFIG__cs4__WIDTH 1
#define R_PORT_PB_CONFIG__cs4__port 0
#define R_PORT_PB_CONFIG__cs4__cs 1
#define R_PORT_PB_CONFIG__cs3__BITNR 3
#define R_PORT_PB_CONFIG__cs3__WIDTH 1
#define R_PORT_PB_CONFIG__cs3__port 0
#define R_PORT_PB_CONFIG__cs3__cs 1
#define R_PORT_PB_CONFIG__cs2__BITNR 2
#define R_PORT_PB_CONFIG__cs2__WIDTH 1
#define R_PORT_PB_CONFIG__cs2__port 0
#define R_PORT_PB_CONFIG__cs2__cs 1
#define R_PORT_PB_CONFIG__scsi1__BITNR 1
#define R_PORT_PB_CONFIG__scsi1__WIDTH 1
#define R_PORT_PB_CONFIG__scsi1__port_cs 0
#define R_PORT_PB_CONFIG__scsi1__enph 1
#define R_PORT_PB_CONFIG__scsi0__BITNR 0
#define R_PORT_PB_CONFIG__scsi0__WIDTH 1
#define R_PORT_PB_CONFIG__scsi0__port_cs 0
#define R_PORT_PB_CONFIG__scsi0__enph 1

#define R_PORT_PB_I2C (IO_TYPECAST_BYTE 0xb000003b)
#define R_PORT_PB_I2C__syncser3__BITNR 5
#define R_PORT_PB_I2C__syncser3__WIDTH 1
#define R_PORT_PB_I2C__syncser3__port_cs 0
#define R_PORT_PB_I2C__syncser3__ss3extra 1
#define R_PORT_PB_I2C__syncser1__BITNR 4
#define R_PORT_PB_I2C__syncser1__WIDTH 1
#define R_PORT_PB_I2C__syncser1__port_cs 0
#define R_PORT_PB_I2C__syncser1__ss1extra 1
#define R_PORT_PB_I2C__i2c_en__BITNR 3
#define R_PORT_PB_I2C__i2c_en__WIDTH 1
#define R_PORT_PB_I2C__i2c_en__off 0
#define R_PORT_PB_I2C__i2c_en__on 1
#define R_PORT_PB_I2C__i2c_d__BITNR 2
#define R_PORT_PB_I2C__i2c_d__WIDTH 1
#define R_PORT_PB_I2C__i2c_clk__BITNR 1
#define R_PORT_PB_I2C__i2c_clk__WIDTH 1
#define R_PORT_PB_I2C__i2c_oe___BITNR 0
#define R_PORT_PB_I2C__i2c_oe___WIDTH 1
#define R_PORT_PB_I2C__i2c_oe___enable 0
#define R_PORT_PB_I2C__i2c_oe___disable 1

#define R_PORT_PB_READ (IO_TYPECAST_RO_UDWORD 0xb0000038)
#define R_PORT_PB_READ__data_in__BITNR 0
#define R_PORT_PB_READ__data_in__WIDTH 8

/*
!* Serial port registers
!*/

#define R_SERIAL0_CTRL (IO_TYPECAST_UDWORD 0xb0000060)
#define R_SERIAL0_CTRL__tr_baud__BITNR 28
#define R_SERIAL0_CTRL__tr_baud__WIDTH 4
#define R_SERIAL0_CTRL__tr_baud__c300Hz 0
#define R_SERIAL0_CTRL__tr_baud__c600Hz 1
#define R_SERIAL0_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL0_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL0_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL0_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL0_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL0_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL0_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL0_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL0_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL0_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL0_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL0_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL0_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL0_CTRL__tr_baud__reserved 15
#define R_SERIAL0_CTRL__rec_baud__BITNR 24
#define R_SERIAL0_CTRL__rec_baud__WIDTH 4
#define R_SERIAL0_CTRL__rec_baud__c300Hz 0
#define R_SERIAL0_CTRL__rec_baud__c600Hz 1
#define R_SERIAL0_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL0_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL0_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL0_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL0_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL0_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL0_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL0_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL0_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL0_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL0_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL0_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL0_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL0_CTRL__rec_baud__reserved 15
#define R_SERIAL0_CTRL__dma_err__BITNR 23
#define R_SERIAL0_CTRL__dma_err__WIDTH 1
#define R_SERIAL0_CTRL__dma_err__stop 0
#define R_SERIAL0_CTRL__dma_err__ignore 1
#define R_SERIAL0_CTRL__rec_enable__BITNR 22
#define R_SERIAL0_CTRL__rec_enable__WIDTH 1
#define R_SERIAL0_CTRL__rec_enable__disable 0
#define R_SERIAL0_CTRL__rec_enable__enable 1
#define R_SERIAL0_CTRL__rts___BITNR 21
#define R_SERIAL0_CTRL__rts___WIDTH 1
#define R_SERIAL0_CTRL__rts___active 0
#define R_SERIAL0_CTRL__rts___inactive 1
#define R_SERIAL0_CTRL__sampling__BITNR 20
#define R_SERIAL0_CTRL__sampling__WIDTH 1
#define R_SERIAL0_CTRL__sampling__middle 0
#define R_SERIAL0_CTRL__sampling__majority 1
#define R_SERIAL0_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL0_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL0_CTRL__rec_stick_par__normal 0
#define R_SERIAL0_CTRL__rec_stick_par__stick 1
#define R_SERIAL0_CTRL__rec_par__BITNR 18
#define R_SERIAL0_CTRL__rec_par__WIDTH 1
#define R_SERIAL0_CTRL__rec_par__even 0
#define R_SERIAL0_CTRL__rec_par__odd 1
#define R_SERIAL0_CTRL__rec_par_en__BITNR 17
#define R_SERIAL0_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL0_CTRL__rec_par_en__disable 0
#define R_SERIAL0_CTRL__rec_par_en__enable 1
#define R_SERIAL0_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL0_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL0_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL0_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL0_CTRL__txd__BITNR 15
#define R_SERIAL0_CTRL__txd__WIDTH 1
#define R_SERIAL0_CTRL__tr_enable__BITNR 14
#define R_SERIAL0_CTRL__tr_enable__WIDTH 1
#define R_SERIAL0_CTRL__tr_enable__disable 0
#define R_SERIAL0_CTRL__tr_enable__enable 1
#define R_SERIAL0_CTRL__auto_cts__BITNR 13
#define R_SERIAL0_CTRL__auto_cts__WIDTH 1
#define R_SERIAL0_CTRL__auto_cts__disabled 0
#define R_SERIAL0_CTRL__auto_cts__active 1
#define R_SERIAL0_CTRL__stop_bits__BITNR 12
#define R_SERIAL0_CTRL__stop_bits__WIDTH 1
#define R_SERIAL0_CTRL__stop_bits__one_bit 0
#define R_SERIAL0_CTRL__stop_bits__two_bits 1
#define R_SERIAL0_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL0_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL0_CTRL__tr_stick_par__normal 0
#define R_SERIAL0_CTRL__tr_stick_par__stick 1
#define R_SERIAL0_CTRL__tr_par__BITNR 10
#define R_SERIAL0_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_CTRL__tr_par__even 0
#define R_SERIAL0_CTRL__tr_par__odd 1
#define R_SERIAL0_CTRL__tr_par_en__BITNR 9
#define R_SERIAL0_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL0_CTRL__tr_par_en__disable 0
#define R_SERIAL0_CTRL__tr_par_en__enable 1
#define R_SERIAL0_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL0_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL0_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL0_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL0_CTRL__data_out__BITNR 0
#define R_SERIAL0_CTRL__data_out__WIDTH 8

#define R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0xb0000063)
#define R_SERIAL0_BAUD__tr_baud__BITNR 4
#define R_SERIAL0_BAUD__tr_baud__WIDTH 4
#define R_SERIAL0_BAUD__tr_baud__c300Hz 0
#define R_SERIAL0_BAUD__tr_baud__c600Hz 1
#define R_SERIAL0_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL0_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL0_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL0_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL0_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL0_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL0_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL0_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL0_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL0_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL0_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL0_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL0_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL0_BAUD__tr_baud__reserved 15
#define R_SERIAL0_BAUD__rec_baud__BITNR 0
#define R_SERIAL0_BAUD__rec_baud__WIDTH 4
#define R_SERIAL0_BAUD__rec_baud__c300Hz 0
#define R_SERIAL0_BAUD__rec_baud__c600Hz 1
#define R_SERIAL0_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL0_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL0_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL0_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL0_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL0_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL0_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL0_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL0_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL0_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL0_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL0_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL0_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL0_BAUD__rec_baud__reserved 15

#define R_SERIAL0_REC_CTRL (IO_TYPECAST_BYTE 0xb0000062)
#define R_SERIAL0_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL0_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL0_REC_CTRL__dma_err__stop 0
#define R_SERIAL0_REC_CTRL__dma_err__ignore 1
#define R_SERIAL0_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL0_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_enable__disable 0
#define R_SERIAL0_REC_CTRL__rec_enable__enable 1
#define R_SERIAL0_REC_CTRL__rts___BITNR 5
#define R_SERIAL0_REC_CTRL__rts___WIDTH 1
#define R_SERIAL0_REC_CTRL__rts___active 0
#define R_SERIAL0_REC_CTRL__rts___inactive 1
#define R_SERIAL0_REC_CTRL__sampling__BITNR 4
#define R_SERIAL0_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL0_REC_CTRL__sampling__middle 0
#define R_SERIAL0_REC_CTRL__sampling__majority 1
#define R_SERIAL0_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL0_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL0_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL0_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL0_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_par__even 0
#define R_SERIAL0_REC_CTRL__rec_par__odd 1
#define R_SERIAL0_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL0_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL0_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL0_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL0_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL0_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL0_TR_CTRL (IO_TYPECAST_BYTE 0xb0000061)
#define R_SERIAL0_TR_CTRL__txd__BITNR 7
#define R_SERIAL0_TR_CTRL__txd__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL0_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_enable__disable 0
#define R_SERIAL0_TR_CTRL__tr_enable__enable 1
#define R_SERIAL0_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL0_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL0_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL0_TR_CTRL__auto_cts__active 1
#define R_SERIAL0_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL0_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL0_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL0_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL0_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL0_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL0_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL0_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL0_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_par__even 0
#define R_SERIAL0_TR_CTRL__tr_par__odd 1
#define R_SERIAL0_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL0_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL0_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL0_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL0_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL0_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL0_TR_DATA (IO_TYPECAST_BYTE 0xb0000060)
#define R_SERIAL0_TR_DATA__data_out__BITNR 0
#define R_SERIAL0_TR_DATA__data_out__WIDTH 8

#define R_SERIAL0_READ (IO_TYPECAST_RO_UDWORD 0xb0000060)
#define R_SERIAL0_READ__xoff_detect__BITNR 15
#define R_SERIAL0_READ__xoff_detect__WIDTH 1
#define R_SERIAL0_READ__xoff_detect__no_xoff 0
#define R_SERIAL0_READ__xoff_detect__xoff 1
#define R_SERIAL0_READ__cts___BITNR 14
#define R_SERIAL0_READ__cts___WIDTH 1
#define R_SERIAL0_READ__cts___active 0
#define R_SERIAL0_READ__cts___inactive 1
#define R_SERIAL0_READ__tr_ready__BITNR 13
#define R_SERIAL0_READ__tr_ready__WIDTH 1
#define R_SERIAL0_READ__tr_ready__full 0
#define R_SERIAL0_READ__tr_ready__ready 1
#define R_SERIAL0_READ__rxd__BITNR 12
#define R_SERIAL0_READ__rxd__WIDTH 1
#define R_SERIAL0_READ__overrun__BITNR 11
#define R_SERIAL0_READ__overrun__WIDTH 1
#define R_SERIAL0_READ__overrun__no 0
#define R_SERIAL0_READ__overrun__yes 1
#define R_SERIAL0_READ__par_err__BITNR 10
#define R_SERIAL0_READ__par_err__WIDTH 1
#define R_SERIAL0_READ__par_err__no 0
#define R_SERIAL0_READ__par_err__yes 1
#define R_SERIAL0_READ__framing_err__BITNR 9
#define R_SERIAL0_READ__framing_err__WIDTH 1
#define R_SERIAL0_READ__framing_err__no 0
#define R_SERIAL0_READ__framing_err__yes 1
#define R_SERIAL0_READ__data_avail__BITNR 8
#define R_SERIAL0_READ__data_avail__WIDTH 1
#define R_SERIAL0_READ__data_avail__no 0
#define R_SERIAL0_READ__data_avail__yes 1
#define R_SERIAL0_READ__data_in__BITNR 0
#define R_SERIAL0_READ__data_in__WIDTH 8

#define R_SERIAL0_STATUS (IO_TYPECAST_RO_BYTE 0xb0000061)
#define R_SERIAL0_STATUS__xoff_detect__BITNR 7
#define R_SERIAL0_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL0_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL0_STATUS__xoff_detect__xoff 1
#define R_SERIAL0_STATUS__cts___BITNR 6
#define R_SERIAL0_STATUS__cts___WIDTH 1
#define R_SERIAL0_STATUS__cts___active 0
#define R_SERIAL0_STATUS__cts___inactive 1
#define R_SERIAL0_STATUS__tr_ready__BITNR 5
#define R_SERIAL0_STATUS__tr_ready__WIDTH 1
#define R_SERIAL0_STATUS__tr_ready__full 0
#define R_SERIAL0_STATUS__tr_ready__ready 1
#define R_SERIAL0_STATUS__rxd__BITNR 4
#define R_SERIAL0_STATUS__rxd__WIDTH 1
#define R_SERIAL0_STATUS__overrun__BITNR 3
#define R_SERIAL0_STATUS__overrun__WIDTH 1
#define R_SERIAL0_STATUS__overrun__no 0
#define R_SERIAL0_STATUS__overrun__yes 1
#define R_SERIAL0_STATUS__par_err__BITNR 2
#define R_SERIAL0_STATUS__par_err__WIDTH 1
#define R_SERIAL0_STATUS__par_err__no 0
#define R_SERIAL0_STATUS__par_err__yes 1
#define R_SERIAL0_STATUS__framing_err__BITNR 1
#define R_SERIAL0_STATUS__framing_err__WIDTH 1
#define R_SERIAL0_STATUS__framing_err__no 0
#define R_SERIAL0_STATUS__framing_err__yes 1
#define R_SERIAL0_STATUS__data_avail__BITNR 0
#define R_SERIAL0_STATUS__data_avail__WIDTH 1
#define R_SERIAL0_STATUS__data_avail__no 0
#define R_SERIAL0_STATUS__data_avail__yes 1

#define R_SERIAL0_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000060)
#define R_SERIAL0_REC_DATA__data_in__BITNR 0
#define R_SERIAL0_REC_DATA__data_in__WIDTH 8

#define R_SERIAL0_XOFF (IO_TYPECAST_UDWORD 0xb0000064)
#define R_SERIAL0_XOFF__tx_stop__BITNR 9
#define R_SERIAL0_XOFF__tx_stop__WIDTH 1
#define R_SERIAL0_XOFF__tx_stop__enable 0
#define R_SERIAL0_XOFF__tx_stop__stop 1
#define R_SERIAL0_XOFF__auto_xoff__BITNR 8
#define R_SERIAL0_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL0_XOFF__auto_xoff__disable 0
#define R_SERIAL0_XOFF__auto_xoff__enable 1
#define R_SERIAL0_XOFF__xoff_char__BITNR 0
#define R_SERIAL0_XOFF__xoff_char__WIDTH 8

#define R_SERIAL1_CTRL (IO_TYPECAST_UDWORD 0xb0000068)
#define R_SERIAL1_CTRL__tr_baud__BITNR 28
#define R_SERIAL1_CTRL__tr_baud__WIDTH 4
#define R_SERIAL1_CTRL__tr_baud__c300Hz 0
#define R_SERIAL1_CTRL__tr_baud__c600Hz 1
#define R_SERIAL1_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL1_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL1_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL1_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL1_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL1_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL1_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL1_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL1_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL1_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL1_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL1_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL1_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL1_CTRL__tr_baud__reserved 15
#define R_SERIAL1_CTRL__rec_baud__BITNR 24
#define R_SERIAL1_CTRL__rec_baud__WIDTH 4
#define R_SERIAL1_CTRL__rec_baud__c300Hz 0
#define R_SERIAL1_CTRL__rec_baud__c600Hz 1
#define R_SERIAL1_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL1_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL1_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL1_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL1_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL1_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL1_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL1_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL1_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL1_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL1_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL1_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL1_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL1_CTRL__rec_baud__reserved 15
#define R_SERIAL1_CTRL__dma_err__BITNR 23
#define R_SERIAL1_CTRL__dma_err__WIDTH 1
#define R_SERIAL1_CTRL__dma_err__stop 0
#define R_SERIAL1_CTRL__dma_err__ignore 1
#define R_SERIAL1_CTRL__rec_enable__BITNR 22
#define R_SERIAL1_CTRL__rec_enable__WIDTH 1
#define R_SERIAL1_CTRL__rec_enable__disable 0
#define R_SERIAL1_CTRL__rec_enable__enable 1
#define R_SERIAL1_CTRL__rts___BITNR 21
#define R_SERIAL1_CTRL__rts___WIDTH 1
#define R_SERIAL1_CTRL__rts___active 0
#define R_SERIAL1_CTRL__rts___inactive 1
#define R_SERIAL1_CTRL__sampling__BITNR 20
#define R_SERIAL1_CTRL__sampling__WIDTH 1
#define R_SERIAL1_CTRL__sampling__middle 0
#define R_SERIAL1_CTRL__sampling__majority 1
#define R_SERIAL1_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL1_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL1_CTRL__rec_stick_par__normal 0
#define R_SERIAL1_CTRL__rec_stick_par__stick 1
#define R_SERIAL1_CTRL__rec_par__BITNR 18
#define R_SERIAL1_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_CTRL__rec_par__even 0
#define R_SERIAL1_CTRL__rec_par__odd 1
#define R_SERIAL1_CTRL__rec_par_en__BITNR 17
#define R_SERIAL1_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL1_CTRL__rec_par_en__disable 0
#define R_SERIAL1_CTRL__rec_par_en__enable 1
#define R_SERIAL1_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL1_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL1_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL1_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL1_CTRL__txd__BITNR 15
#define R_SERIAL1_CTRL__txd__WIDTH 1
#define R_SERIAL1_CTRL__tr_enable__BITNR 14
#define R_SERIAL1_CTRL__tr_enable__WIDTH 1
#define R_SERIAL1_CTRL__tr_enable__disable 0
#define R_SERIAL1_CTRL__tr_enable__enable 1
#define R_SERIAL1_CTRL__auto_cts__BITNR 13
#define R_SERIAL1_CTRL__auto_cts__WIDTH 1
#define R_SERIAL1_CTRL__auto_cts__disabled 0
#define R_SERIAL1_CTRL__auto_cts__active 1
#define R_SERIAL1_CTRL__stop_bits__BITNR 12
#define R_SERIAL1_CTRL__stop_bits__WIDTH 1
#define R_SERIAL1_CTRL__stop_bits__one_bit 0
#define R_SERIAL1_CTRL__stop_bits__two_bits 1
#define R_SERIAL1_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL1_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL1_CTRL__tr_stick_par__normal 0
#define R_SERIAL1_CTRL__tr_stick_par__stick 1
#define R_SERIAL1_CTRL__tr_par__BITNR 10
#define R_SERIAL1_CTRL__tr_par__WIDTH 1
#define R_SERIAL1_CTRL__tr_par__even 0
#define R_SERIAL1_CTRL__tr_par__odd 1
#define R_SERIAL1_CTRL__tr_par_en__BITNR 9
#define R_SERIAL1_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL1_CTRL__tr_par_en__disable 0
#define R_SERIAL1_CTRL__tr_par_en__enable 1
#define R_SERIAL1_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL1_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL1_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL1_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL1_CTRL__data_out__BITNR 0
#define R_SERIAL1_CTRL__data_out__WIDTH 8

#define R_SERIAL1_BAUD (IO_TYPECAST_BYTE 0xb000006b)
#define R_SERIAL1_BAUD__tr_baud__BITNR 4
#define R_SERIAL1_BAUD__tr_baud__WIDTH 4
#define R_SERIAL1_BAUD__tr_baud__c300Hz 0
#define R_SERIAL1_BAUD__tr_baud__c600Hz 1
#define R_SERIAL1_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL1_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL1_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL1_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL1_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL1_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL1_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL1_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL1_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL1_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL1_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL1_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL1_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL1_BAUD__tr_baud__reserved 15
#define R_SERIAL1_BAUD__rec_baud__BITNR 0
#define R_SERIAL1_BAUD__rec_baud__WIDTH 4
#define R_SERIAL1_BAUD__rec_baud__c300Hz 0
#define R_SERIAL1_BAUD__rec_baud__c600Hz 1
#define R_SERIAL1_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL1_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL1_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL1_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL1_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL1_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL1_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL1_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL1_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL1_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL1_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL1_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL1_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL1_BAUD__rec_baud__reserved 15

#define R_SERIAL1_REC_CTRL (IO_TYPECAST_BYTE 0xb000006a)
#define R_SERIAL1_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL1_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL1_REC_CTRL__dma_err__stop 0
#define R_SERIAL1_REC_CTRL__dma_err__ignore 1
#define R_SERIAL1_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL1_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_enable__disable 0
#define R_SERIAL1_REC_CTRL__rec_enable__enable 1
#define R_SERIAL1_REC_CTRL__rts___BITNR 5
#define R_SERIAL1_REC_CTRL__rts___WIDTH 1
#define R_SERIAL1_REC_CTRL__rts___active 0
#define R_SERIAL1_REC_CTRL__rts___inactive 1
#define R_SERIAL1_REC_CTRL__sampling__BITNR 4
#define R_SERIAL1_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL1_REC_CTRL__sampling__middle 0
#define R_SERIAL1_REC_CTRL__sampling__majority 1
#define R_SERIAL1_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL1_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL1_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL1_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL1_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_par__even 0
#define R_SERIAL1_REC_CTRL__rec_par__odd 1
#define R_SERIAL1_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL1_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL1_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL1_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL1_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL1_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL1_TR_CTRL (IO_TYPECAST_BYTE 0xb0000069)
#define R_SERIAL1_TR_CTRL__txd__BITNR 7
#define R_SERIAL1_TR_CTRL__txd__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL1_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_enable__disable 0
#define R_SERIAL1_TR_CTRL__tr_enable__enable 1
#define R_SERIAL1_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL1_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL1_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL1_TR_CTRL__auto_cts__active 1
#define R_SERIAL1_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL1_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL1_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL1_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL1_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL1_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL1_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL1_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL1_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_par__even 0
#define R_SERIAL1_TR_CTRL__tr_par__odd 1
#define R_SERIAL1_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL1_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL1_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL1_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL1_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL1_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL1_TR_DATA (IO_TYPECAST_BYTE 0xb0000068)
#define R_SERIAL1_TR_DATA__data_out__BITNR 0
#define R_SERIAL1_TR_DATA__data_out__WIDTH 8

#define R_SERIAL1_READ (IO_TYPECAST_RO_UDWORD 0xb0000068)
#define R_SERIAL1_READ__xoff_detect__BITNR 15
#define R_SERIAL1_READ__xoff_detect__WIDTH 1
#define R_SERIAL1_READ__xoff_detect__no_xoff 0
#define R_SERIAL1_READ__xoff_detect__xoff 1
#define R_SERIAL1_READ__cts___BITNR 14
#define R_SERIAL1_READ__cts___WIDTH 1
#define R_SERIAL1_READ__cts___active 0
#define R_SERIAL1_READ__cts___inactive 1
#define R_SERIAL1_READ__tr_ready__BITNR 13
#define R_SERIAL1_READ__tr_ready__WIDTH 1
#define R_SERIAL1_READ__tr_ready__full 0
#define R_SERIAL1_READ__tr_ready__ready 1
#define R_SERIAL1_READ__rxd__BITNR 12
#define R_SERIAL1_READ__rxd__WIDTH 1
#define R_SERIAL1_READ__overrun__BITNR 11
#define R_SERIAL1_READ__overrun__WIDTH 1
#define R_SERIAL1_READ__overrun__no 0
#define R_SERIAL1_READ__overrun__yes 1
#define R_SERIAL1_READ__par_err__BITNR 10
#define R_SERIAL1_READ__par_err__WIDTH 1
#define R_SERIAL1_READ__par_err__no 0
#define R_SERIAL1_READ__par_err__yes 1
#define R_SERIAL1_READ__framing_err__BITNR 9
#define R_SERIAL1_READ__framing_err__WIDTH 1
#define R_SERIAL1_READ__framing_err__no 0
#define R_SERIAL1_READ__framing_err__yes 1
#define R_SERIAL1_READ__data_avail__BITNR 8
#define R_SERIAL1_READ__data_avail__WIDTH 1
#define R_SERIAL1_READ__data_avail__no 0
#define R_SERIAL1_READ__data_avail__yes 1
#define R_SERIAL1_READ__data_in__BITNR 0
#define R_SERIAL1_READ__data_in__WIDTH 8

#define R_SERIAL1_STATUS (IO_TYPECAST_RO_BYTE 0xb0000069)
#define R_SERIAL1_STATUS__xoff_detect__BITNR 7
#define R_SERIAL1_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL1_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL1_STATUS__xoff_detect__xoff 1
#define R_SERIAL1_STATUS__cts___BITNR 6
#define R_SERIAL1_STATUS__cts___WIDTH 1
#define R_SERIAL1_STATUS__cts___active 0
#define R_SERIAL1_STATUS__cts___inactive 1
#define R_SERIAL1_STATUS__tr_ready__BITNR 5
#define R_SERIAL1_STATUS__tr_ready__WIDTH 1
#define R_SERIAL1_STATUS__tr_ready__full 0
#define R_SERIAL1_STATUS__tr_ready__ready 1
#define R_SERIAL1_STATUS__rxd__BITNR 4
#define R_SERIAL1_STATUS__rxd__WIDTH 1
#define R_SERIAL1_STATUS__overrun__BITNR 3
#define R_SERIAL1_STATUS__overrun__WIDTH 1
#define R_SERIAL1_STATUS__overrun__no 0
#define R_SERIAL1_STATUS__overrun__yes 1
#define R_SERIAL1_STATUS__par_err__BITNR 2
#define R_SERIAL1_STATUS__par_err__WIDTH 1
#define R_SERIAL1_STATUS__par_err__no 0
#define R_SERIAL1_STATUS__par_err__yes 1
#define R_SERIAL1_STATUS__framing_err__BITNR 1
#define R_SERIAL1_STATUS__framing_err__WIDTH 1
#define R_SERIAL1_STATUS__framing_err__no 0
#define R_SERIAL1_STATUS__framing_err__yes 1
#define R_SERIAL1_STATUS__data_avail__BITNR 0
#define R_SERIAL1_STATUS__data_avail__WIDTH 1
#define R_SERIAL1_STATUS__data_avail__no 0
#define R_SERIAL1_STATUS__data_avail__yes 1

#define R_SERIAL1_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000068)
#define R_SERIAL1_REC_DATA__data_in__BITNR 0
#define R_SERIAL1_REC_DATA__data_in__WIDTH 8

#define R_SERIAL1_XOFF (IO_TYPECAST_UDWORD 0xb000006c)
#define R_SERIAL1_XOFF__tx_stop__BITNR 9
#define R_SERIAL1_XOFF__tx_stop__WIDTH 1
#define R_SERIAL1_XOFF__tx_stop__enable 0
#define R_SERIAL1_XOFF__tx_stop__stop 1
#define R_SERIAL1_XOFF__auto_xoff__BITNR 8
#define R_SERIAL1_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL1_XOFF__auto_xoff__disable 0
#define R_SERIAL1_XOFF__auto_xoff__enable 1
#define R_SERIAL1_XOFF__xoff_char__BITNR 0
#define R_SERIAL1_XOFF__xoff_char__WIDTH 8

#define R_SERIAL2_CTRL (IO_TYPECAST_UDWORD 0xb0000070)
#define R_SERIAL2_CTRL__tr_baud__BITNR 28
#define R_SERIAL2_CTRL__tr_baud__WIDTH 4
#define R_SERIAL2_CTRL__tr_baud__c300Hz 0
#define R_SERIAL2_CTRL__tr_baud__c600Hz 1
#define R_SERIAL2_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL2_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL2_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL2_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL2_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL2_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL2_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL2_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL2_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL2_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL2_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL2_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL2_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL2_CTRL__tr_baud__reserved 15
#define R_SERIAL2_CTRL__rec_baud__BITNR 24
#define R_SERIAL2_CTRL__rec_baud__WIDTH 4
#define R_SERIAL2_CTRL__rec_baud__c300Hz 0
#define R_SERIAL2_CTRL__rec_baud__c600Hz 1
#define R_SERIAL2_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL2_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL2_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL2_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL2_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL2_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL2_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL2_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL2_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL2_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL2_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL2_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL2_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL2_CTRL__rec_baud__reserved 15
#define R_SERIAL2_CTRL__dma_err__BITNR 23
#define R_SERIAL2_CTRL__dma_err__WIDTH 1
#define R_SERIAL2_CTRL__dma_err__stop 0
#define R_SERIAL2_CTRL__dma_err__ignore 1
#define R_SERIAL2_CTRL__rec_enable__BITNR 22
#define R_SERIAL2_CTRL__rec_enable__WIDTH 1
#define R_SERIAL2_CTRL__rec_enable__disable 0
#define R_SERIAL2_CTRL__rec_enable__enable 1
#define R_SERIAL2_CTRL__rts___BITNR 21
#define R_SERIAL2_CTRL__rts___WIDTH 1
#define R_SERIAL2_CTRL__rts___active 0
#define R_SERIAL2_CTRL__rts___inactive 1
#define R_SERIAL2_CTRL__sampling__BITNR 20
#define R_SERIAL2_CTRL__sampling__WIDTH 1
#define R_SERIAL2_CTRL__sampling__middle 0
#define R_SERIAL2_CTRL__sampling__majority 1
#define R_SERIAL2_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL2_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL2_CTRL__rec_stick_par__normal 0
#define R_SERIAL2_CTRL__rec_stick_par__stick 1
#define R_SERIAL2_CTRL__rec_par__BITNR 18
#define R_SERIAL2_CTRL__rec_par__WIDTH 1
#define R_SERIAL2_CTRL__rec_par__even 0
#define R_SERIAL2_CTRL__rec_par__odd 1
#define R_SERIAL2_CTRL__rec_par_en__BITNR 17
#define R_SERIAL2_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL2_CTRL__rec_par_en__disable 0
#define R_SERIAL2_CTRL__rec_par_en__enable 1
#define R_SERIAL2_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL2_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL2_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL2_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL2_CTRL__txd__BITNR 15
#define R_SERIAL2_CTRL__txd__WIDTH 1
#define R_SERIAL2_CTRL__tr_enable__BITNR 14
#define R_SERIAL2_CTRL__tr_enable__WIDTH 1
#define R_SERIAL2_CTRL__tr_enable__disable 0
#define R_SERIAL2_CTRL__tr_enable__enable 1
#define R_SERIAL2_CTRL__auto_cts__BITNR 13
#define R_SERIAL2_CTRL__auto_cts__WIDTH 1
#define R_SERIAL2_CTRL__auto_cts__disabled 0
#define R_SERIAL2_CTRL__auto_cts__active 1
#define R_SERIAL2_CTRL__stop_bits__BITNR 12
#define R_SERIAL2_CTRL__stop_bits__WIDTH 1
#define R_SERIAL2_CTRL__stop_bits__one_bit 0
#define R_SERIAL2_CTRL__stop_bits__two_bits 1
#define R_SERIAL2_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL2_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL2_CTRL__tr_stick_par__normal 0
#define R_SERIAL2_CTRL__tr_stick_par__stick 1
#define R_SERIAL2_CTRL__tr_par__BITNR 10
#define R_SERIAL2_CTRL__tr_par__WIDTH 1
#define R_SERIAL2_CTRL__tr_par__even 0
#define R_SERIAL2_CTRL__tr_par__odd 1
#define R_SERIAL2_CTRL__tr_par_en__BITNR 9
#define R_SERIAL2_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL2_CTRL__tr_par_en__disable 0
#define R_SERIAL2_CTRL__tr_par_en__enable 1
#define R_SERIAL2_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL2_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL2_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL2_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL2_CTRL__data_out__BITNR 0
#define R_SERIAL2_CTRL__data_out__WIDTH 8

#define R_SERIAL2_BAUD (IO_TYPECAST_BYTE 0xb0000073)
#define R_SERIAL2_BAUD__tr_baud__BITNR 4
#define R_SERIAL2_BAUD__tr_baud__WIDTH 4
#define R_SERIAL2_BAUD__tr_baud__c300Hz 0
#define R_SERIAL2_BAUD__tr_baud__c600Hz 1
#define R_SERIAL2_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL2_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL2_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL2_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL2_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL2_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL2_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL2_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL2_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL2_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL2_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL2_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL2_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL2_BAUD__tr_baud__reserved 15
#define R_SERIAL2_BAUD__rec_baud__BITNR 0
#define R_SERIAL2_BAUD__rec_baud__WIDTH 4
#define R_SERIAL2_BAUD__rec_baud__c300Hz 0
#define R_SERIAL2_BAUD__rec_baud__c600Hz 1
#define R_SERIAL2_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL2_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL2_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL2_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL2_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL2_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL2_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL2_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL2_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL2_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL2_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL2_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL2_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL2_BAUD__rec_baud__reserved 15

#define R_SERIAL2_REC_CTRL (IO_TYPECAST_BYTE 0xb0000072)
#define R_SERIAL2_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL2_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL2_REC_CTRL__dma_err__stop 0
#define R_SERIAL2_REC_CTRL__dma_err__ignore 1
#define R_SERIAL2_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL2_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_enable__disable 0
#define R_SERIAL2_REC_CTRL__rec_enable__enable 1
#define R_SERIAL2_REC_CTRL__rts___BITNR 5
#define R_SERIAL2_REC_CTRL__rts___WIDTH 1
#define R_SERIAL2_REC_CTRL__rts___active 0
#define R_SERIAL2_REC_CTRL__rts___inactive 1
#define R_SERIAL2_REC_CTRL__sampling__BITNR 4
#define R_SERIAL2_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL2_REC_CTRL__sampling__middle 0
#define R_SERIAL2_REC_CTRL__sampling__majority 1
#define R_SERIAL2_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL2_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL2_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL2_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL2_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_par__even 0
#define R_SERIAL2_REC_CTRL__rec_par__odd 1
#define R_SERIAL2_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL2_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL2_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL2_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL2_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL2_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL2_TR_CTRL (IO_TYPECAST_BYTE 0xb0000071)
#define R_SERIAL2_TR_CTRL__txd__BITNR 7
#define R_SERIAL2_TR_CTRL__txd__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL2_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_enable__disable 0
#define R_SERIAL2_TR_CTRL__tr_enable__enable 1
#define R_SERIAL2_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL2_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL2_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL2_TR_CTRL__auto_cts__active 1
#define R_SERIAL2_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL2_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL2_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL2_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL2_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL2_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL2_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL2_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL2_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_par__even 0
#define R_SERIAL2_TR_CTRL__tr_par__odd 1
#define R_SERIAL2_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL2_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL2_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL2_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL2_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL2_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL2_TR_DATA (IO_TYPECAST_BYTE 0xb0000070)
#define R_SERIAL2_TR_DATA__data_out__BITNR 0
#define R_SERIAL2_TR_DATA__data_out__WIDTH 8

#define R_SERIAL2_READ (IO_TYPECAST_RO_UDWORD 0xb0000070)
#define R_SERIAL2_READ__xoff_detect__BITNR 15
#define R_SERIAL2_READ__xoff_detect__WIDTH 1
#define R_SERIAL2_READ__xoff_detect__no_xoff 0
#define R_SERIAL2_READ__xoff_detect__xoff 1
#define R_SERIAL2_READ__cts___BITNR 14
#define R_SERIAL2_READ__cts___WIDTH 1
#define R_SERIAL2_READ__cts___active 0
#define R_SERIAL2_READ__cts___inactive 1
#define R_SERIAL2_READ__tr_ready__BITNR 13
#define R_SERIAL2_READ__tr_ready__WIDTH 1
#define R_SERIAL2_READ__tr_ready__full 0
#define R_SERIAL2_READ__tr_ready__ready 1
#define R_SERIAL2_READ__rxd__BITNR 12
#define R_SERIAL2_READ__rxd__WIDTH 1
#define R_SERIAL2_READ__overrun__BITNR 11
#define R_SERIAL2_READ__overrun__WIDTH 1
#define R_SERIAL2_READ__overrun__no 0
#define R_SERIAL2_READ__overrun__yes 1
#define R_SERIAL2_READ__par_err__BITNR 10
#define R_SERIAL2_READ__par_err__WIDTH 1
#define R_SERIAL2_READ__par_err__no 0
#define R_SERIAL2_READ__par_err__yes 1
#define R_SERIAL2_READ__framing_err__BITNR 9
#define R_SERIAL2_READ__framing_err__WIDTH 1
#define R_SERIAL2_READ__framing_err__no 0
#define R_SERIAL2_READ__framing_err__yes 1
#define R_SERIAL2_READ__data_avail__BITNR 8
#define R_SERIAL2_READ__data_avail__WIDTH 1
#define R_SERIAL2_READ__data_avail__no 0
#define R_SERIAL2_READ__data_avail__yes 1
#define R_SERIAL2_READ__data_in__BITNR 0
#define R_SERIAL2_READ__data_in__WIDTH 8

#define R_SERIAL2_STATUS (IO_TYPECAST_RO_BYTE 0xb0000071)
#define R_SERIAL2_STATUS__xoff_detect__BITNR 7
#define R_SERIAL2_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL2_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL2_STATUS__xoff_detect__xoff 1
#define R_SERIAL2_STATUS__cts___BITNR 6
#define R_SERIAL2_STATUS__cts___WIDTH 1
#define R_SERIAL2_STATUS__cts___active 0
#define R_SERIAL2_STATUS__cts___inactive 1
#define R_SERIAL2_STATUS__tr_ready__BITNR 5
#define R_SERIAL2_STATUS__tr_ready__WIDTH 1
#define R_SERIAL2_STATUS__tr_ready__full 0
#define R_SERIAL2_STATUS__tr_ready__ready 1
#define R_SERIAL2_STATUS__rxd__BITNR 4
#define R_SERIAL2_STATUS__rxd__WIDTH 1
#define R_SERIAL2_STATUS__overrun__BITNR 3
#define R_SERIAL2_STATUS__overrun__WIDTH 1
#define R_SERIAL2_STATUS__overrun__no 0
#define R_SERIAL2_STATUS__overrun__yes 1
#define R_SERIAL2_STATUS__par_err__BITNR 2
#define R_SERIAL2_STATUS__par_err__WIDTH 1
#define R_SERIAL2_STATUS__par_err__no 0
#define R_SERIAL2_STATUS__par_err__yes 1
#define R_SERIAL2_STATUS__framing_err__BITNR 1
#define R_SERIAL2_STATUS__framing_err__WIDTH 1
#define R_SERIAL2_STATUS__framing_err__no 0
#define R_SERIAL2_STATUS__framing_err__yes 1
#define R_SERIAL2_STATUS__data_avail__BITNR 0
#define R_SERIAL2_STATUS__data_avail__WIDTH 1
#define R_SERIAL2_STATUS__data_avail__no 0
#define R_SERIAL2_STATUS__data_avail__yes 1

#define R_SERIAL2_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000070)
#define R_SERIAL2_REC_DATA__data_in__BITNR 0
#define R_SERIAL2_REC_DATA__data_in__WIDTH 8

#define R_SERIAL2_XOFF (IO_TYPECAST_UDWORD 0xb0000074)
#define R_SERIAL2_XOFF__tx_stop__BITNR 9
#define R_SERIAL2_XOFF__tx_stop__WIDTH 1
#define R_SERIAL2_XOFF__tx_stop__enable 0
#define R_SERIAL2_XOFF__tx_stop__stop 1
#define R_SERIAL2_XOFF__auto_xoff__BITNR 8
#define R_SERIAL2_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL2_XOFF__auto_xoff__disable 0
#define R_SERIAL2_XOFF__auto_xoff__enable 1
#define R_SERIAL2_XOFF__xoff_char__BITNR 0
#define R_SERIAL2_XOFF__xoff_char__WIDTH 8

#define R_SERIAL3_CTRL (IO_TYPECAST_UDWORD 0xb0000078)
#define R_SERIAL3_CTRL__tr_baud__BITNR 28
#define R_SERIAL3_CTRL__tr_baud__WIDTH 4
#define R_SERIAL3_CTRL__tr_baud__c300Hz 0
#define R_SERIAL3_CTRL__tr_baud__c600Hz 1
#define R_SERIAL3_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL3_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL3_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL3_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL3_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL3_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL3_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL3_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL3_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL3_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL3_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL3_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL3_CTRL__tr_baud__reserved 15
#define R_SERIAL3_CTRL__rec_baud__BITNR 24
#define R_SERIAL3_CTRL__rec_baud__WIDTH 4
#define R_SERIAL3_CTRL__rec_baud__c300Hz 0
#define R_SERIAL3_CTRL__rec_baud__c600Hz 1
#define R_SERIAL3_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL3_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL3_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL3_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL3_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL3_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL3_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL3_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL3_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL3_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL3_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL3_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL3_CTRL__rec_baud__reserved 15
#define R_SERIAL3_CTRL__dma_err__BITNR 23
#define R_SERIAL3_CTRL__dma_err__WIDTH 1
#define R_SERIAL3_CTRL__dma_err__stop 0
#define R_SERIAL3_CTRL__dma_err__ignore 1
#define R_SERIAL3_CTRL__rec_enable__BITNR 22
#define R_SERIAL3_CTRL__rec_enable__WIDTH 1
#define R_SERIAL3_CTRL__rec_enable__disable 0
#define R_SERIAL3_CTRL__rec_enable__enable 1
#define R_SERIAL3_CTRL__rts___BITNR 21
#define R_SERIAL3_CTRL__rts___WIDTH 1
#define R_SERIAL3_CTRL__rts___active 0
#define R_SERIAL3_CTRL__rts___inactive 1
#define R_SERIAL3_CTRL__sampling__BITNR 20
#define R_SERIAL3_CTRL__sampling__WIDTH 1
#define R_SERIAL3_CTRL__sampling__middle 0
#define R_SERIAL3_CTRL__sampling__majority 1
#define R_SERIAL3_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL3_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL3_CTRL__rec_stick_par__normal 0
#define R_SERIAL3_CTRL__rec_stick_par__stick 1
#define R_SERIAL3_CTRL__rec_par__BITNR 18
#define R_SERIAL3_CTRL__rec_par__WIDTH 1
#define R_SERIAL3_CTRL__rec_par__even 0
#define R_SERIAL3_CTRL__rec_par__odd 1
#define R_SERIAL3_CTRL__rec_par_en__BITNR 17
#define R_SERIAL3_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL3_CTRL__rec_par_en__disable 0
#define R_SERIAL3_CTRL__rec_par_en__enable 1
#define R_SERIAL3_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL3_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL3_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL3_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL3_CTRL__txd__BITNR 15
#define R_SERIAL3_CTRL__txd__WIDTH 1
#define R_SERIAL3_CTRL__tr_enable__BITNR 14
#define R_SERIAL3_CTRL__tr_enable__WIDTH 1
#define R_SERIAL3_CTRL__tr_enable__disable 0
#define R_SERIAL3_CTRL__tr_enable__enable 1
#define R_SERIAL3_CTRL__auto_cts__BITNR 13
#define R_SERIAL3_CTRL__auto_cts__WIDTH 1
#define R_SERIAL3_CTRL__auto_cts__disabled 0
#define R_SERIAL3_CTRL__auto_cts__active 1
#define R_SERIAL3_CTRL__stop_bits__BITNR 12
#define R_SERIAL3_CTRL__stop_bits__WIDTH 1
#define R_SERIAL3_CTRL__stop_bits__one_bit 0
#define R_SERIAL3_CTRL__stop_bits__two_bits 1
#define R_SERIAL3_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL3_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL3_CTRL__tr_stick_par__normal 0
#define R_SERIAL3_CTRL__tr_stick_par__stick 1
#define R_SERIAL3_CTRL__tr_par__BITNR 10
#define R_SERIAL3_CTRL__tr_par__WIDTH 1
#define R_SERIAL3_CTRL__tr_par__even 0
#define R_SERIAL3_CTRL__tr_par__odd 1
#define R_SERIAL3_CTRL__tr_par_en__BITNR 9
#define R_SERIAL3_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL3_CTRL__tr_par_en__disable 0
#define R_SERIAL3_CTRL__tr_par_en__enable 1
#define R_SERIAL3_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL3_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL3_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL3_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL3_CTRL__data_out__BITNR 0
#define R_SERIAL3_CTRL__data_out__WIDTH 8

#define R_SERIAL3_BAUD (IO_TYPECAST_BYTE 0xb000007b)
#define R_SERIAL3_BAUD__tr_baud__BITNR 4
#define R_SERIAL3_BAUD__tr_baud__WIDTH 4
#define R_SERIAL3_BAUD__tr_baud__c300Hz 0
#define R_SERIAL3_BAUD__tr_baud__c600Hz 1
#define R_SERIAL3_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL3_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL3_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL3_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL3_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL3_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL3_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL3_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL3_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL3_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL3_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL3_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL3_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL3_BAUD__tr_baud__reserved 15
#define R_SERIAL3_BAUD__rec_baud__BITNR 0
#define R_SERIAL3_BAUD__rec_baud__WIDTH 4
#define R_SERIAL3_BAUD__rec_baud__c300Hz 0
#define R_SERIAL3_BAUD__rec_baud__c600Hz 1
#define R_SERIAL3_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL3_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL3_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL3_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL3_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL3_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL3_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL3_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL3_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL3_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL3_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL3_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL3_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL3_BAUD__rec_baud__reserved 15

#define R_SERIAL3_REC_CTRL (IO_TYPECAST_BYTE 0xb000007a)
#define R_SERIAL3_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL3_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL3_REC_CTRL__dma_err__stop 0
#define R_SERIAL3_REC_CTRL__dma_err__ignore 1
#define R_SERIAL3_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL3_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_enable__disable 0
#define R_SERIAL3_REC_CTRL__rec_enable__enable 1
#define R_SERIAL3_REC_CTRL__rts___BITNR 5
#define R_SERIAL3_REC_CTRL__rts___WIDTH 1
#define R_SERIAL3_REC_CTRL__rts___active 0
#define R_SERIAL3_REC_CTRL__rts___inactive 1
#define R_SERIAL3_REC_CTRL__sampling__BITNR 4
#define R_SERIAL3_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL3_REC_CTRL__sampling__middle 0
#define R_SERIAL3_REC_CTRL__sampling__majority 1
#define R_SERIAL3_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL3_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL3_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL3_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL3_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_par__even 0
#define R_SERIAL3_REC_CTRL__rec_par__odd 1
#define R_SERIAL3_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL3_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL3_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL3_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL3_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL3_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL3_TR_CTRL (IO_TYPECAST_BYTE 0xb0000079)
#define R_SERIAL3_TR_CTRL__txd__BITNR 7
#define R_SERIAL3_TR_CTRL__txd__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL3_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_enable__disable 0
#define R_SERIAL3_TR_CTRL__tr_enable__enable 1
#define R_SERIAL3_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL3_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL3_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL3_TR_CTRL__auto_cts__active 1
#define R_SERIAL3_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL3_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL3_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL3_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL3_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL3_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL3_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL3_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL3_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_par__even 0
#define R_SERIAL3_TR_CTRL__tr_par__odd 1
#define R_SERIAL3_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL3_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL3_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL3_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL3_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL3_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL3_TR_DATA (IO_TYPECAST_BYTE 0xb0000078)
#define R_SERIAL3_TR_DATA__data_out__BITNR 0
#define R_SERIAL3_TR_DATA__data_out__WIDTH 8

#define R_SERIAL3_READ (IO_TYPECAST_RO_UDWORD 0xb0000078)
#define R_SERIAL3_READ__xoff_detect__BITNR 15
#define R_SERIAL3_READ__xoff_detect__WIDTH 1
#define R_SERIAL3_READ__xoff_detect__no_xoff 0
#define R_SERIAL3_READ__xoff_detect__xoff 1
#define R_SERIAL3_READ__cts___BITNR 14
#define R_SERIAL3_READ__cts___WIDTH 1
#define R_SERIAL3_READ__cts___active 0
#define R_SERIAL3_READ__cts___inactive 1
#define R_SERIAL3_READ__tr_ready__BITNR 13
#define R_SERIAL3_READ__tr_ready__WIDTH 1
#define R_SERIAL3_READ__tr_ready__full 0
#define R_SERIAL3_READ__tr_ready__ready 1
#define R_SERIAL3_READ__rxd__BITNR 12
#define R_SERIAL3_READ__rxd__WIDTH 1
#define R_SERIAL3_READ__overrun__BITNR 11
#define R_SERIAL3_READ__overrun__WIDTH 1
#define R_SERIAL3_READ__overrun__no 0
#define R_SERIAL3_READ__overrun__yes 1
#define R_SERIAL3_READ__par_err__BITNR 10
#define R_SERIAL3_READ__par_err__WIDTH 1
#define R_SERIAL3_READ__par_err__no 0
#define R_SERIAL3_READ__par_err__yes 1
#define R_SERIAL3_READ__framing_err__BITNR 9
#define R_SERIAL3_READ__framing_err__WIDTH 1
#define R_SERIAL3_READ__framing_err__no 0
#define R_SERIAL3_READ__framing_err__yes 1
#define R_SERIAL3_READ__data_avail__BITNR 8
#define R_SERIAL3_READ__data_avail__WIDTH 1
#define R_SERIAL3_READ__data_avail__no 0
#define R_SERIAL3_READ__data_avail__yes 1
#define R_SERIAL3_READ__data_in__BITNR 0
#define R_SERIAL3_READ__data_in__WIDTH 8

#define R_SERIAL3_STATUS (IO_TYPECAST_RO_BYTE 0xb0000079)
#define R_SERIAL3_STATUS__xoff_detect__BITNR 7
#define R_SERIAL3_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL3_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL3_STATUS__xoff_detect__xoff 1
#define R_SERIAL3_STATUS__cts___BITNR 6
#define R_SERIAL3_STATUS__cts___WIDTH 1
#define R_SERIAL3_STATUS__cts___active 0
#define R_SERIAL3_STATUS__cts___inactive 1
#define R_SERIAL3_STATUS__tr_ready__BITNR 5
#define R_SERIAL3_STATUS__tr_ready__WIDTH 1
#define R_SERIAL3_STATUS__tr_ready__full 0
#define R_SERIAL3_STATUS__tr_ready__ready 1
#define R_SERIAL3_STATUS__rxd__BITNR 4
#define R_SERIAL3_STATUS__rxd__WIDTH 1
#define R_SERIAL3_STATUS__overrun__BITNR 3
#define R_SERIAL3_STATUS__overrun__WIDTH 1
#define R_SERIAL3_STATUS__overrun__no 0
#define R_SERIAL3_STATUS__overrun__yes 1
#define R_SERIAL3_STATUS__par_err__BITNR 2
#define R_SERIAL3_STATUS__par_err__WIDTH 1
#define R_SERIAL3_STATUS__par_err__no 0
#define R_SERIAL3_STATUS__par_err__yes 1
#define R_SERIAL3_STATUS__framing_err__BITNR 1
#define R_SERIAL3_STATUS__framing_err__WIDTH 1
#define R_SERIAL3_STATUS__framing_err__no 0
#define R_SERIAL3_STATUS__framing_err__yes 1
#define R_SERIAL3_STATUS__data_avail__BITNR 0
#define R_SERIAL3_STATUS__data_avail__WIDTH 1
#define R_SERIAL3_STATUS__data_avail__no 0
#define R_SERIAL3_STATUS__data_avail__yes 1

#define R_SERIAL3_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000078)
#define R_SERIAL3_REC_DATA__data_in__BITNR 0
#define R_SERIAL3_REC_DATA__data_in__WIDTH 8

#define R_SERIAL3_XOFF (IO_TYPECAST_UDWORD 0xb000007c)
#define R_SERIAL3_XOFF__tx_stop__BITNR 9
#define R_SERIAL3_XOFF__tx_stop__WIDTH 1
#define R_SERIAL3_XOFF__tx_stop__enable 0
#define R_SERIAL3_XOFF__tx_stop__stop 1
#define R_SERIAL3_XOFF__auto_xoff__BITNR 8
#define R_SERIAL3_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL3_XOFF__auto_xoff__disable 0
#define R_SERIAL3_XOFF__auto_xoff__enable 1
#define R_SERIAL3_XOFF__xoff_char__BITNR 0
#define R_SERIAL3_XOFF__xoff_char__WIDTH 8

#define R_ALT_SER_BAUDRATE (IO_TYPECAST_UDWORD 0xb000005c)
#define R_ALT_SER_BAUDRATE__ser3_tr__BITNR 28
#define R_ALT_SER_BAUDRATE__ser3_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser3_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser3_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser3_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser3_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser3_rec__BITNR 24
#define R_ALT_SER_BAUDRATE__ser3_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser3_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser3_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser3_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser3_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser2_tr__BITNR 20
#define R_ALT_SER_BAUDRATE__ser2_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser2_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser2_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser2_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser2_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser2_rec__BITNR 16
#define R_ALT_SER_BAUDRATE__ser2_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser2_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser2_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser2_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser2_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser1_tr__BITNR 12
#define R_ALT_SER_BAUDRATE__ser1_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser1_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser1_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser1_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser1_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser1_rec__BITNR 8
#define R_ALT_SER_BAUDRATE__ser1_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser1_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser1_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser1_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser1_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser0_tr__BITNR 4
#define R_ALT_SER_BAUDRATE__ser0_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser0_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser0_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser0_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser0_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser0_rec__BITNR 0
#define R_ALT_SER_BAUDRATE__ser0_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser0_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser0_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser0_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser0_rec__timer 3

/*
!* Network interface registers
!*/

#define R_NETWORK_SA_0 (IO_TYPECAST_UDWORD 0xb0000080)
#define R_NETWORK_SA_0__ma0_low__BITNR 0
#define R_NETWORK_SA_0__ma0_low__WIDTH 32

#define R_NETWORK_SA_1 (IO_TYPECAST_UDWORD 0xb0000084)
#define R_NETWORK_SA_1__ma1_low__BITNR 16
#define R_NETWORK_SA_1__ma1_low__WIDTH 16
#define R_NETWORK_SA_1__ma0_high__BITNR 0
#define R_NETWORK_SA_1__ma0_high__WIDTH 16

#define R_NETWORK_SA_2 (IO_TYPECAST_UDWORD 0xb0000088)
#define R_NETWORK_SA_2__ma1_high__BITNR 0
#define R_NETWORK_SA_2__ma1_high__WIDTH 32

#define R_NETWORK_GA_0 (IO_TYPECAST_UDWORD 0xb000008c)
#define R_NETWORK_GA_0__ga_low__BITNR 0
#define R_NETWORK_GA_0__ga_low__WIDTH 32

#define R_NETWORK_GA_1 (IO_TYPECAST_UDWORD 0xb0000090)
#define R_NETWORK_GA_1__ga_high__BITNR 0
#define R_NETWORK_GA_1__ga_high__WIDTH 32

#define R_NETWORK_REC_CONFIG (IO_TYPECAST_UDWORD 0xb0000094)
#define R_NETWORK_REC_CONFIG__max_size__BITNR 10
#define R_NETWORK_REC_CONFIG__max_size__WIDTH 1
#define R_NETWORK_REC_CONFIG__max_size__size1518 0
#define R_NETWORK_REC_CONFIG__max_size__size1522 1
#define R_NETWORK_REC_CONFIG__duplex__BITNR 9
#define R_NETWORK_REC_CONFIG__duplex__WIDTH 1
#define R_NETWORK_REC_CONFIG__duplex__full 1
#define R_NETWORK_REC_CONFIG__duplex__half 0
#define R_NETWORK_REC_CONFIG__bad_crc__BITNR 8
#define R_NETWORK_REC_CONFIG__bad_crc__WIDTH 1
#define R_NETWORK_REC_CONFIG__bad_crc__receive 1
#define R_NETWORK_REC_CONFIG__bad_crc__discard 0
#define R_NETWORK_REC_CONFIG__oversize__BITNR 7
#define R_NETWORK_REC_CONFIG__oversize__WIDTH 1
#define R_NETWORK_REC_CONFIG__oversize__receive 1
#define R_NETWORK_REC_CONFIG__oversize__discard 0
#define R_NETWORK_REC_CONFIG__undersize__BITNR 6
#define R_NETWORK_REC_CONFIG__undersize__WIDTH 1
#define R_NETWORK_REC_CONFIG__undersize__receive 1
#define R_NETWORK_REC_CONFIG__undersize__discard 0
#define R_NETWORK_REC_CONFIG__all_roots__BITNR 5
#define R_NETWORK_REC_CONFIG__all_roots__WIDTH 1
#define R_NETWORK_REC_CONFIG__all_roots__receive 1
#define R_NETWORK_REC_CONFIG__all_roots__discard 0
#define R_NETWORK_REC_CONFIG__tr_broadcast__BITNR 4
#define R_NETWORK_REC_CONFIG__tr_broadcast__WIDTH 1
#define R_NETWORK_REC_CONFIG__tr_broadcast__receive 1
#define R_NETWORK_REC_CONFIG__tr_broadcast__discard 0
#define R_NETWORK_REC_CONFIG__broadcast__BITNR 3
#define R_NETWORK_REC_CONFIG__broadcast__WIDTH 1
#define R_NETWORK_REC_CONFIG__broadcast__receive 1
#define R_NETWORK_REC_CONFIG__broadcast__discard 0
#define R_NETWORK_REC_CONFIG__individual__BITNR 2
#define R_NETWORK_REC_CONFIG__individual__WIDTH 1
#define R_NETWORK_REC_CONFIG__individual__receive 1
#define R_NETWORK_REC_CONFIG__individual__discard 0
#define R_NETWORK_REC_CONFIG__ma1__BITNR 1
#define R_NETWORK_REC_CONFIG__ma1__WIDTH 1
#define R_NETWORK_REC_CONFIG__ma1__enable 1
#define R_NETWORK_REC_CONFIG__ma1__disable 0
#define R_NETWORK_REC_CONFIG__ma0__BITNR 0
#define R_NETWORK_REC_CONFIG__ma0__WIDTH 1
#define R_NETWORK_REC_CONFIG__ma0__enable 1
#define R_NETWORK_REC_CONFIG__ma0__disable 0

#define R_NETWORK_GEN_CONFIG (IO_TYPECAST_UDWORD 0xb0000098)
#define R_NETWORK_GEN_CONFIG__loopback__BITNR 5
#define R_NETWORK_GEN_CONFIG__loopback__WIDTH 1
#define R_NETWORK_GEN_CONFIG__loopback__on 1
#define R_NETWORK_GEN_CONFIG__loopback__off 0
#define R_NETWORK_GEN_CONFIG__frame__BITNR 4
#define R_NETWORK_GEN_CONFIG__frame__WIDTH 1
#define R_NETWORK_GEN_CONFIG__frame__tokenr 1
#define R_NETWORK_GEN_CONFIG__frame__ether 0
#define R_NETWORK_GEN_CONFIG__vg__BITNR 3
#define R_NETWORK_GEN_CONFIG__vg__WIDTH 1
#define R_NETWORK_GEN_CONFIG__vg__on 1
#define R_NETWORK_GEN_CONFIG__vg__off 0
#define R_NETWORK_GEN_CONFIG__phy__BITNR 1
#define R_NETWORK_GEN_CONFIG__phy__WIDTH 2
#define R_NETWORK_GEN_CONFIG__phy__sni 0
#define R_NETWORK_GEN_CONFIG__phy__mii_clk 1
#define R_NETWORK_GEN_CONFIG__phy__mii_err 2
#define R_NETWORK_GEN_CONFIG__phy__mii_req 3
#define R_NETWORK_GEN_CONFIG__enable__BITNR 0
#define R_NETWORK_GEN_CONFIG__enable__WIDTH 1
#define R_NETWORK_GEN_CONFIG__enable__on 1
#define R_NETWORK_GEN_CONFIG__enable__off 0

#define R_NETWORK_TR_CTRL (IO_TYPECAST_UDWORD 0xb000009c)
#define R_NETWORK_TR_CTRL__clr_error__BITNR 8
#define R_NETWORK_TR_CTRL__clr_error__WIDTH 1
#define R_NETWORK_TR_CTRL__clr_error__clr 1
#define R_NETWORK_TR_CTRL__clr_error__nop 0
#define R_NETWORK_TR_CTRL__delay__BITNR 5
#define R_NETWORK_TR_CTRL__delay__WIDTH 1
#define R_NETWORK_TR_CTRL__delay__d2us 1
#define R_NETWORK_TR_CTRL__delay__none 0
#define R_NETWORK_TR_CTRL__cancel__BITNR 4
#define R_NETWORK_TR_CTRL__cancel__WIDTH 1
#define R_NETWORK_TR_CTRL__cancel__do 1
#define R_NETWORK_TR_CTRL__cancel__dont 0
#define R_NETWORK_TR_CTRL__cd__BITNR 3
#define R_NETWORK_TR_CTRL__cd__WIDTH 1
#define R_NETWORK_TR_CTRL__cd__enable 0
#define R_NETWORK_TR_CTRL__cd__disable 1
#define R_NETWORK_TR_CTRL__cd__ack_col 0
#define R_NETWORK_TR_CTRL__cd__ack_crs 1
#define R_NETWORK_TR_CTRL__retry__BITNR 2
#define R_NETWORK_TR_CTRL__retry__WIDTH 1
#define R_NETWORK_TR_CTRL__retry__enable 0
#define R_NETWORK_TR_CTRL__retry__disable 1
#define R_NETWORK_TR_CTRL__pad__BITNR 1
#define R_NETWORK_TR_CTRL__pad__WIDTH 1
#define R_NETWORK_TR_CTRL__pad__enable 1
#define R_NETWORK_TR_CTRL__pad__disable 0
#define R_NETWORK_TR_CTRL__crc__BITNR 0
#define R_NETWORK_TR_CTRL__crc__WIDTH 1
#define R_NETWORK_TR_CTRL__crc__enable 0
#define R_NETWORK_TR_CTRL__crc__disable 1

#define R_NETWORK_MGM_CTRL (IO_TYPECAST_UDWORD 0xb00000a0)
#define R_NETWORK_MGM_CTRL__txd_pins__BITNR 4
#define R_NETWORK_MGM_CTRL__txd_pins__WIDTH 4
#define R_NETWORK_MGM_CTRL__txer_pin__BITNR 3
#define R_NETWORK_MGM_CTRL__txer_pin__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdck__BITNR 2
#define R_NETWORK_MGM_CTRL__mdck__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdoe__BITNR 1
#define R_NETWORK_MGM_CTRL__mdoe__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdoe__enable 1
#define R_NETWORK_MGM_CTRL__mdoe__disable 0
#define R_NETWORK_MGM_CTRL__mdio__BITNR 0
#define R_NETWORK_MGM_CTRL__mdio__WIDTH 1

#define R_NETWORK_STAT (IO_TYPECAST_RO_UDWORD 0xb00000a0)
#define R_NETWORK_STAT__rxd_pins__BITNR 4
#define R_NETWORK_STAT__rxd_pins__WIDTH 4
#define R_NETWORK_STAT__rxer__BITNR 3
#define R_NETWORK_STAT__rxer__WIDTH 1
#define R_NETWORK_STAT__underrun__BITNR 2
#define R_NETWORK_STAT__underrun__WIDTH 1
#define R_NETWORK_STAT__underrun__yes 1
#define R_NETWORK_STAT__underrun__no 0
#define R_NETWORK_STAT__exc_col__BITNR 1
#define R_NETWORK_STAT__exc_col__WIDTH 1
#define R_NETWORK_STAT__exc_col__yes 1
#define R_NETWORK_STAT__exc_col__no 0
#define R_NETWORK_STAT__mdio__BITNR 0
#define R_NETWORK_STAT__mdio__WIDTH 1

#define R_REC_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000a4)
#define R_REC_COUNTERS__congestion__BITNR 24
#define R_REC_COUNTERS__congestion__WIDTH 8
#define R_REC_COUNTERS__oversize__BITNR 16
#define R_REC_COUNTERS__oversize__WIDTH 8
#define R_REC_COUNTERS__alignment_error__BITNR 8
#define R_REC_COUNTERS__alignment_error__WIDTH 8
#define R_REC_COUNTERS__crc_error__BITNR 0
#define R_REC_COUNTERS__crc_error__WIDTH 8

#define R_TR_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000a8)
#define R_TR_COUNTERS__deferred__BITNR 24
#define R_TR_COUNTERS__deferred__WIDTH 8
#define R_TR_COUNTERS__late_col__BITNR 16
#define R_TR_COUNTERS__late_col__WIDTH 8
#define R_TR_COUNTERS__multiple_col__BITNR 8
#define R_TR_COUNTERS__multiple_col__WIDTH 8
#define R_TR_COUNTERS__single_col__BITNR 0
#define R_TR_COUNTERS__single_col__WIDTH 8

#define R_PHY_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000ac)
#define R_PHY_COUNTERS__sqe_test_error__BITNR 8
#define R_PHY_COUNTERS__sqe_test_error__WIDTH 8
#define R_PHY_COUNTERS__carrier_loss__BITNR 0
#define R_PHY_COUNTERS__carrier_loss__WIDTH 8

/*
!* Parallel printer port registers
!*/

#define R_PAR0_CTRL_DATA (IO_TYPECAST_UDWORD 0xb0000040)
#define R_PAR0_CTRL_DATA__peri_int__BITNR 24
#define R_PAR0_CTRL_DATA__peri_int__WIDTH 1
#define R_PAR0_CTRL_DATA__peri_int__ack 1
#define R_PAR0_CTRL_DATA__peri_int__nop 0
#define R_PAR0_CTRL_DATA__oe__BITNR 20
#define R_PAR0_CTRL_DATA__oe__WIDTH 1
#define R_PAR0_CTRL_DATA__oe__enable 1
#define R_PAR0_CTRL_DATA__oe__disable 0
#define R_PAR0_CTRL_DATA__seli__BITNR 19
#define R_PAR0_CTRL_DATA__seli__WIDTH 1
#define R_PAR0_CTRL_DATA__seli__active 1
#define R_PAR0_CTRL_DATA__seli__inactive 0
#define R_PAR0_CTRL_DATA__autofd__BITNR 18
#define R_PAR0_CTRL_DATA__autofd__WIDTH 1
#define R_PAR0_CTRL_DATA__autofd__active 1
#define R_PAR0_CTRL_DATA__autofd__inactive 0
#define R_PAR0_CTRL_DATA__strb__BITNR 17
#define R_PAR0_CTRL_DATA__strb__WIDTH 1
#define R_PAR0_CTRL_DATA__strb__active 1
#define R_PAR0_CTRL_DATA__strb__inactive 0
#define R_PAR0_CTRL_DATA__init__BITNR 16
#define R_PAR0_CTRL_DATA__init__WIDTH 1
#define R_PAR0_CTRL_DATA__init__active 1
#define R_PAR0_CTRL_DATA__init__inactive 0
#define R_PAR0_CTRL_DATA__ecp_cmd__BITNR 8
#define R_PAR0_CTRL_DATA__ecp_cmd__WIDTH 1
#define R_PAR0_CTRL_DATA__ecp_cmd__command 1
#define R_PAR0_CTRL_DATA__ecp_cmd__data 0
#define R_PAR0_CTRL_DATA__data__BITNR 0
#define R_PAR0_CTRL_DATA__data__WIDTH 8

#define R_PAR0_CTRL (IO_TYPECAST_BYTE 0xb0000042)
#define R_PAR0_CTRL__ctrl__BITNR 0
#define R_PAR0_CTRL__ctrl__WIDTH 5

#define R_PAR0_STATUS_DATA (IO_TYPECAST_RO_UDWORD 0xb0000040)
#define R_PAR0_STATUS_DATA__mode__BITNR 29
#define R_PAR0_STATUS_DATA__mode__WIDTH 3
#define R_PAR0_STATUS_DATA__mode__manual 0
#define R_PAR0_STATUS_DATA__mode__centronics 1
#define R_PAR0_STATUS_DATA__mode__fastbyte 2
#define R_PAR0_STATUS_DATA__mode__nibble 3
#define R_PAR0_STATUS_DATA__mode__byte 4
#define R_PAR0_STATUS_DATA__mode__ecp_fwd 5
#define R_PAR0_STATUS_DATA__mode__ecp_rev 6
#define R_PAR0_STATUS_DATA__mode__off 7
#define R_PAR0_STATUS_DATA__mode__epp_wr1 5
#define R_PAR0_STATUS_DATA__mode__epp_wr2 6
#define R_PAR0_STATUS_DATA__mode__epp_wr3 7
#define R_PAR0_STATUS_DATA__mode__epp_rd 0
#define R_PAR0_STATUS_DATA__perr__BITNR 28
#define R_PAR0_STATUS_DATA__perr__WIDTH 1
#define R_PAR0_STATUS_DATA__perr__active 1
#define R_PAR0_STATUS_DATA__perr__inactive 0
#define R_PAR0_STATUS_DATA__ack__BITNR 27
#define R_PAR0_STATUS_DATA__ack__WIDTH 1
#define R_PAR0_STATUS_DATA__ack__active 0
#define R_PAR0_STATUS_DATA__ack__inactive 1
#define R_PAR0_STATUS_DATA__busy__BITNR 26
#define R_PAR0_STATUS_DATA__busy__WIDTH 1
#define R_PAR0_STATUS_DATA__busy__active 1
#define R_PAR0_STATUS_DATA__busy__inactive 0
#define R_PAR0_STATUS_DATA__fault__BITNR 25
#define R_PAR0_STATUS_DATA__fault__WIDTH 1
#define R_PAR0_STATUS_DATA__fault__active 0
#define R_PAR0_STATUS_DATA__fault__inactive 1
#define R_PAR0_STATUS_DATA__sel__BITNR 24
#define R_PAR0_STATUS_DATA__sel__WIDTH 1
#define R_PAR0_STATUS_DATA__sel__active 1
#define R_PAR0_STATUS_DATA__sel__inactive 0
#define R_PAR0_STATUS_DATA__ext_mode__BITNR 23
#define R_PAR0_STATUS_DATA__ext_mode__WIDTH 1
#define R_PAR0_STATUS_DATA__ext_mode__enable 1
#define R_PAR0_STATUS_DATA__ext_mode__disable 0
#define R_PAR0_STATUS_DATA__ecp_16__BITNR 22
#define R_PAR0_STATUS_DATA__ecp_16__WIDTH 1
#define R_PAR0_STATUS_DATA__ecp_16__active 1
#define R_PAR0_STATUS_DATA__ecp_16__inactive 0
#define R_PAR0_STATUS_DATA__tr_rdy__BITNR 17
#define R_PAR0_STATUS_DATA__tr_rdy__WIDTH 1
#define R_PAR0_STATUS_DATA__tr_rdy__ready 1
#define R_PAR0_STATUS_DATA__tr_rdy__busy 0
#define R_PAR0_STATUS_DATA__dav__BITNR 16
#define R_PAR0_STATUS_DATA__dav__WIDTH 1
#define R_PAR0_STATUS_DATA__dav__data 1
#define R_PAR0_STATUS_DATA__dav__nodata 0
#define R_PAR0_STATUS_DATA__ecp_cmd__BITNR 8
#define R_PAR0_STATUS_DATA__ecp_cmd__WIDTH 1
#define R_PAR0_STATUS_DATA__ecp_cmd__command 1
#define R_PAR0_STATUS_DATA__ecp_cmd__data 0
#define R_PAR0_STATUS_DATA__data__BITNR 0
#define R_PAR0_STATUS_DATA__data__WIDTH 8

#define R_PAR0_STATUS (IO_TYPECAST_RO_UWORD 0xb0000042)
#define R_PAR0_STATUS__mode__BITNR 13
#define R_PAR0_STATUS__mode__WIDTH 3
#define R_PAR0_STATUS__mode__manual 0
#define R_PAR0_STATUS__mode__centronics 1
#define R_PAR0_STATUS__mode__fastbyte 2
#define R_PAR0_STATUS__mode__nibble 3
#define R_PAR0_STATUS__mode__byte 4
#define R_PAR0_STATUS__mode__ecp_fwd 5
#define R_PAR0_STATUS__mode__ecp_rev 6
#define R_PAR0_STATUS__mode__off 7
#define R_PAR0_STATUS__mode__epp_wr1 5
#define R_PAR0_STATUS__mode__epp_wr2 6
#define R_PAR0_STATUS__mode__epp_wr3 7
#define R_PAR0_STATUS__mode__epp_rd 0
#define R_PAR0_STATUS__perr__BITNR 12
#define R_PAR0_STATUS__perr__WIDTH 1
#define R_PAR0_STATUS__perr__active 1
#define R_PAR0_STATUS__perr__inactive 0
#define R_PAR0_STATUS__ack__BITNR 11
#define R_PAR0_STATUS__ack__WIDTH 1
#define R_PAR0_STATUS__ack__active 0
#define R_PAR0_STATUS__ack__inactive 1
#define R_PAR0_STATUS__busy__BITNR 10
#define R_PAR0_STATUS__busy__WIDTH 1
#define R_PAR0_STATUS__busy__active 1
#define R_PAR0_STATUS__busy__inactive 0
#define R_PAR0_STATUS__fault__BITNR 9
#define R_PAR0_STATUS__fault__WIDTH 1
#define R_PAR0_STATUS__fault__active 0
#define R_PAR0_STATUS__fault__inactive 1
#define R_PAR0_STATUS__sel__BITNR 8
#define R_PAR0_STATUS__sel__WIDTH 1
#define R_PAR0_STATUS__sel__active 1
#define R_PAR0_STATUS__sel__inactive 0
#define R_PAR0_STATUS__ext_mode__BITNR 7
#define R_PAR0_STATUS__ext_mode__WIDTH 1
#define R_PAR0_STATUS__ext_mode__enable 1
#define R_PAR0_STATUS__ext_mode__disable 0
#define R_PAR0_STATUS__ecp_16__BITNR 6
#define R_PAR0_STATUS__ecp_16__WIDTH 1
#define R_PAR0_STATUS__ecp_16__active 1
#define R_PAR0_STATUS__ecp_16__inactive 0
#define R_PAR0_STATUS__tr_rdy__BITNR 1
#define R_PAR0_STATUS__tr_rdy__WIDTH 1
#define R_PAR0_STATUS__tr_rdy__ready 1
#define R_PAR0_STATUS__tr_rdy__busy 0
#define R_PAR0_STATUS__dav__BITNR 0
#define R_PAR0_STATUS__dav__WIDTH 1
#define R_PAR0_STATUS__dav__data 1
#define R_PAR0_STATUS__dav__nodata 0

#define R_PAR_ECP16_DATA (IO_TYPECAST_UWORD 0xb0000040)
#define R_PAR_ECP16_DATA__data__BITNR 0
#define R_PAR_ECP16_DATA__data__WIDTH 16

#define R_PAR0_CONFIG (IO_TYPECAST_UDWORD 0xb0000044)
#define R_PAR0_CONFIG__ioe__BITNR 25
#define R_PAR0_CONFIG__ioe__WIDTH 1
#define R_PAR0_CONFIG__ioe__inv 1
#define R_PAR0_CONFIG__ioe__noninv 0
#define R_PAR0_CONFIG__iseli__BITNR 24
#define R_PAR0_CONFIG__iseli__WIDTH 1
#define R_PAR0_CONFIG__iseli__inv 1
#define R_PAR0_CONFIG__iseli__noninv 0
#define R_PAR0_CONFIG__iautofd__BITNR 23
#define R_PAR0_CONFIG__iautofd__WIDTH 1
#define R_PAR0_CONFIG__iautofd__inv 1
#define R_PAR0_CONFIG__iautofd__noninv 0
#define R_PAR0_CONFIG__istrb__BITNR 22
#define R_PAR0_CONFIG__istrb__WIDTH 1
#define R_PAR0_CONFIG__istrb__inv 1
#define R_PAR0_CONFIG__istrb__noninv 0
#define R_PAR0_CONFIG__iinit__BITNR 21
#define R_PAR0_CONFIG__iinit__WIDTH 1
#define R_PAR0_CONFIG__iinit__inv 1
#define R_PAR0_CONFIG__iinit__noninv 0
#define R_PAR0_CONFIG__iperr__BITNR 20
#define R_PAR0_CONFIG__iperr__WIDTH 1
#define R_PAR0_CONFIG__iperr__inv 1
#define R_PAR0_CONFIG__iperr__noninv 0
#define R_PAR0_CONFIG__iack__BITNR 19
#define R_PAR0_CONFIG__iack__WIDTH 1
#define R_PAR0_CONFIG__iack__inv 1
#define R_PAR0_CONFIG__iack__noninv 0
#define R_PAR0_CONFIG__ibusy__BITNR 18
#define R_PAR0_CONFIG__ibusy__WIDTH 1
#define R_PAR0_CONFIG__ibusy__inv 1
#define R_PAR0_CONFIG__ibusy__noninv 0
#define R_PAR0_CONFIG__ifault__BITNR 17
#define R_PAR0_CONFIG__ifault__WIDTH 1
#define R_PAR0_CONFIG__ifault__inv 1
#define R_PAR0_CONFIG__ifault__noninv 0
#define R_PAR0_CONFIG__isel__BITNR 16
#define R_PAR0_CONFIG__isel__WIDTH 1
#define R_PAR0_CONFIG__isel__inv 1
#define R_PAR0_CONFIG__isel__noninv 0
#define R_PAR0_CONFIG__ext_mode__BITNR 11
#define R_PAR0_CONFIG__ext_mode__WIDTH 1
#define R_PAR0_CONFIG__ext_mode__enable 1
#define R_PAR0_CONFIG__ext_mode__disable 0
#define R_PAR0_CONFIG__wide__BITNR 10
#define R_PAR0_CONFIG__wide__WIDTH 1
#define R_PAR0_CONFIG__wide__enable 1
#define R_PAR0_CONFIG__wide__disable 0
#define R_PAR0_CONFIG__dma__BITNR 9
#define R_PAR0_CONFIG__dma__WIDTH 1
#define R_PAR0_CONFIG__dma__enable 1
#define R_PAR0_CONFIG__dma__disable 0
#define R_PAR0_CONFIG__rle_in__BITNR 8
#define R_PAR0_CONFIG__rle_in__WIDTH 1
#define R_PAR0_CONFIG__rle_in__enable 1
#define R_PAR0_CONFIG__rle_in__disable 0
#define R_PAR0_CONFIG__rle_out__BITNR 7
#define R_PAR0_CONFIG__rle_out__WIDTH 1
#define R_PAR0_CONFIG__rle_out__enable 1
#define R_PAR0_CONFIG__rle_out__disable 0
#define R_PAR0_CONFIG__enable__BITNR 6
#define R_PAR0_CONFIG__enable__WIDTH 1
#define R_PAR0_CONFIG__enable__on 1
#define R_PAR0_CONFIG__enable__reset 0
#define R_PAR0_CONFIG__force__BITNR 5
#define R_PAR0_CONFIG__force__WIDTH 1
#define R_PAR0_CONFIG__force__on 1
#define R_PAR0_CONFIG__force__off 0
#define R_PAR0_CONFIG__ign_ack__BITNR 4
#define R_PAR0_CONFIG__ign_ack__WIDTH 1
#define R_PAR0_CONFIG__ign_ack__ignore 1
#define R_PAR0_CONFIG__ign_ack__wait 0
#define R_PAR0_CONFIG__oe_ack__BITNR 3
#define R_PAR0_CONFIG__oe_ack__WIDTH 1
#define R_PAR0_CONFIG__oe_ack__wait_oe 1
#define R_PAR0_CONFIG__oe_ack__dont_wait 0
#define R_PAR0_CONFIG__oe_ack__epp_addr 1
#define R_PAR0_CONFIG__oe_ack__epp_data 0
#define R_PAR0_CONFIG__epp_addr_data__BITNR 3
#define R_PAR0_CONFIG__epp_addr_data__WIDTH 1
#define R_PAR0_CONFIG__epp_addr_data__wait_oe 1
#define R_PAR0_CONFIG__epp_addr_data__dont_wait 0
#define R_PAR0_CONFIG__epp_addr_data__epp_addr 1
#define R_PAR0_CONFIG__epp_addr_data__epp_data 0
#define R_PAR0_CONFIG__mode__BITNR 0
#define R_PAR0_CONFIG__mode__WIDTH 3
#define R_PAR0_CONFIG__mode__manual 0
#define R_PAR0_CONFIG__mode__centronics 1
#define R_PAR0_CONFIG__mode__fastbyte 2
#define R_PAR0_CONFIG__mode__nibble 3
#define R_PAR0_CONFIG__mode__byte 4
#define R_PAR0_CONFIG__mode__ecp_fwd 5
#define R_PAR0_CONFIG__mode__ecp_rev 6
#define R_PAR0_CONFIG__mode__off 7
#define R_PAR0_CONFIG__mode__epp_wr1 5
#define R_PAR0_CONFIG__mode__epp_wr2 6
#define R_PAR0_CONFIG__mode__epp_wr3 7
#define R_PAR0_CONFIG__mode__epp_rd 0

#define R_PAR0_DELAY (IO_TYPECAST_UDWORD 0xb0000048)
#define R_PAR0_DELAY__fine_hold__BITNR 21
#define R_PAR0_DELAY__fine_hold__WIDTH 3
#define R_PAR0_DELAY__hold__BITNR 16
#define R_PAR0_DELAY__hold__WIDTH 5
#define R_PAR0_DELAY__fine_strb__BITNR 13
#define R_PAR0_DELAY__fine_strb__WIDTH 3
#define R_PAR0_DELAY__strobe__BITNR 8
#define R_PAR0_DELAY__strobe__WIDTH 5
#define R_PAR0_DELAY__fine_setup__BITNR 5
#define R_PAR0_DELAY__fine_setup__WIDTH 3
#define R_PAR0_DELAY__setup__BITNR 0
#define R_PAR0_DELAY__setup__WIDTH 5

#define R_PAR1_CTRL_DATA (IO_TYPECAST_UDWORD 0xb0000050)
#define R_PAR1_CTRL_DATA__peri_int__BITNR 24
#define R_PAR1_CTRL_DATA__peri_int__WIDTH 1
#define R_PAR1_CTRL_DATA__peri_int__ack 1
#define R_PAR1_CTRL_DATA__peri_int__nop 0
#define R_PAR1_CTRL_DATA__oe__BITNR 20
#define R_PAR1_CTRL_DATA__oe__WIDTH 1
#define R_PAR1_CTRL_DATA__oe__enable 1
#define R_PAR1_CTRL_DATA__oe__disable 0
#define R_PAR1_CTRL_DATA__seli__BITNR 19
#define R_PAR1_CTRL_DATA__seli__WIDTH 1
#define R_PAR1_CTRL_DATA__seli__active 1
#define R_PAR1_CTRL_DATA__seli__inactive 0
#define R_PAR1_CTRL_DATA__autofd__BITNR 18
#define R_PAR1_CTRL_DATA__autofd__WIDTH 1
#define R_PAR1_CTRL_DATA__autofd__active 1
#define R_PAR1_CTRL_DATA__autofd__inactive 0
#define R_PAR1_CTRL_DATA__strb__BITNR 17
#define R_PAR1_CTRL_DATA__strb__WIDTH 1
#define R_PAR1_CTRL_DATA__strb__active 1
#define R_PAR1_CTRL_DATA__strb__inactive 0
#define R_PAR1_CTRL_DATA__init__BITNR 16
#define R_PAR1_CTRL_DATA__init__WIDTH 1
#define R_PAR1_CTRL_DATA__init__active 1
#define R_PAR1_CTRL_DATA__init__inactive 0
#define R_PAR1_CTRL_DATA__ecp_cmd__BITNR 8
#define R_PAR1_CTRL_DATA__ecp_cmd__WIDTH 1
#define R_PAR1_CTRL_DATA__ecp_cmd__command 1
#define R_PAR1_CTRL_DATA__ecp_cmd__data 0
#define R_PAR1_CTRL_DATA__data__BITNR 0
#define R_PAR1_CTRL_DATA__data__WIDTH 8

#define R_PAR1_CTRL (IO_TYPECAST_BYTE 0xb0000052)
#define R_PAR1_CTRL__ctrl__BITNR 0
#define R_PAR1_CTRL__ctrl__WIDTH 5

#define R_PAR1_STATUS_DATA (IO_TYPECAST_RO_UDWORD 0xb0000050)
#define R_PAR1_STATUS_DATA__mode__BITNR 29
#define R_PAR1_STATUS_DATA__mode__WIDTH 3
#define R_PAR1_STATUS_DATA__mode__manual 0
#define R_PAR1_STATUS_DATA__mode__centronics 1
#define R_PAR1_STATUS_DATA__mode__fastbyte 2
#define R_PAR1_STATUS_DATA__mode__nibble 3
#define R_PAR1_STATUS_DATA__mode__byte 4
#define R_PAR1_STATUS_DATA__mode__ecp_fwd 5
#define R_PAR1_STATUS_DATA__mode__ecp_rev 6
#define R_PAR1_STATUS_DATA__mode__off 7
#define R_PAR1_STATUS_DATA__mode__epp_wr1 5
#define R_PAR1_STATUS_DATA__mode__epp_wr2 6
#define R_PAR1_STATUS_DATA__mode__epp_wr3 7
#define R_PAR1_STATUS_DATA__mode__epp_rd 0
#define R_PAR1_STATUS_DATA__perr__BITNR 28
#define R_PAR1_STATUS_DATA__perr__WIDTH 1
#define R_PAR1_STATUS_DATA__perr__active 1
#define R_PAR1_STATUS_DATA__perr__inactive 0
#define R_PAR1_STATUS_DATA__ack__BITNR 27
#define R_PAR1_STATUS_DATA__ack__WIDTH 1
#define R_PAR1_STATUS_DATA__ack__active 0
#define R_PAR1_STATUS_DATA__ack__inactive 1
#define R_PAR1_STATUS_DATA__busy__BITNR 26
#define R_PAR1_STATUS_DATA__busy__WIDTH 1
#define R_PAR1_STATUS_DATA__busy__active 1
#define R_PAR1_STATUS_DATA__busy__inactive 0
#define R_PAR1_STATUS_DATA__fault__BITNR 25
#define R_PAR1_STATUS_DATA__fault__WIDTH 1
#define R_PAR1_STATUS_DATA__fault__active 0
#define R_PAR1_STATUS_DATA__fault__inactive 1
#define R_PAR1_STATUS_DATA__sel__BITNR 24
#define R_PAR1_STATUS_DATA__sel__WIDTH 1
#define R_PAR1_STATUS_DATA__sel__active 1
#define R_PAR1_STATUS_DATA__sel__inactive 0
#define R_PAR1_STATUS_DATA__ext_mode__BITNR 23
#define R_PAR1_STATUS_DATA__ext_mode__WIDTH 1
#define R_PAR1_STATUS_DATA__ext_mode__enable 1
#define R_PAR1_STATUS_DATA__ext_mode__disable 0
#define R_PAR1_STATUS_DATA__tr_rdy__BITNR 17
#define R_PAR1_STATUS_DATA__tr_rdy__WIDTH 1
#define R_PAR1_STATUS_DATA__tr_rdy__ready 1
#define R_PAR1_STATUS_DATA__tr_rdy__busy 0
#define R_PAR1_STATUS_DATA__dav__BITNR 16
#define R_PAR1_STATUS_DATA__dav__WIDTH 1
#define R_PAR1_STATUS_DATA__dav__data 1
#define R_PAR1_STATUS_DATA__dav__nodata 0
#define R_PAR1_STATUS_DATA__ecp_cmd__BITNR 8
#define R_PAR1_STATUS_DATA__ecp_cmd__WIDTH 1
#define R_PAR1_STATUS_DATA__ecp_cmd__command 1
#define R_PAR1_STATUS_DATA__ecp_cmd__data 0
#define R_PAR1_STATUS_DATA__data__BITNR 0
#define R_PAR1_STATUS_DATA__data__WIDTH 8

#define R_PAR1_STATUS (IO_TYPECAST_RO_UWORD 0xb0000052)
#define R_PAR1_STATUS__mode__BITNR 13
#define R_PAR1_STATUS__mode__WIDTH 3
#define R_PAR1_STATUS__mode__manual 0
#define R_PAR1_STATUS__mode__centronics 1
#define R_PAR1_STATUS__mode__fastbyte 2
#define R_PAR1_STATUS__mode__nibble 3
#define R_PAR1_STATUS__mode__byte 4
#define R_PAR1_STATUS__mode__ecp_fwd 5
#define R_PAR1_STATUS__mode__ecp_rev 6
#define R_PAR1_STATUS__mode__off 7
#define R_PAR1_STATUS__mode__epp_wr1 5
#define R_PAR1_STATUS__mode__epp_wr2 6
#define R_PAR1_STATUS__mode__epp_wr3 7
#define R_PAR1_STATUS__mode__epp_rd 0
#define R_PAR1_STATUS__perr__BITNR 12
#define R_PAR1_STATUS__perr__WIDTH 1
#define R_PAR1_STATUS__perr__active 1
#define R_PAR1_STATUS__perr__inactive 0
#define R_PAR1_STATUS__ack__BITNR 11
#define R_PAR1_STATUS__ack__WIDTH 1
#define R_PAR1_STATUS__ack__active 0
#define R_PAR1_STATUS__ack__inactive 1
#define R_PAR1_STATUS__busy__BITNR 10
#define R_PAR1_STATUS__busy__WIDTH 1
#define R_PAR1_STATUS__busy__active 1
#define R_PAR1_STATUS__busy__inactive 0
#define R_PAR1_STATUS__fault__BITNR 9
#define R_PAR1_STATUS__fault__WIDTH 1
#define R_PAR1_STATUS__fault__active 0
#define R_PAR1_STATUS__fault__inactive 1
#define R_PAR1_STATUS__sel__BITNR 8
#define R_PAR1_STATUS__sel__WIDTH 1
#define R_PAR1_STATUS__sel__active 1
#define R_PAR1_STATUS__sel__inactive 0
#define R_PAR1_STATUS__ext_mode__BITNR 7
#define R_PAR1_STATUS__ext_mode__WIDTH 1
#define R_PAR1_STATUS__ext_mode__enable 1
#define R_PAR1_STATUS__ext_mode__disable 0
#define R_PAR1_STATUS__tr_rdy__BITNR 1
#define R_PAR1_STATUS__tr_rdy__WIDTH 1
#define R_PAR1_STATUS__tr_rdy__ready 1
#define R_PAR1_STATUS__tr_rdy__busy 0
#define R_PAR1_STATUS__dav__BITNR 0
#define R_PAR1_STATUS__dav__WIDTH 1
#define R_PAR1_STATUS__dav__data 1
#define R_PAR1_STATUS__dav__nodata 0

#define R_PAR1_CONFIG (IO_TYPECAST_UDWORD 0xb0000054)
#define R_PAR1_CONFIG__ioe__BITNR 25
#define R_PAR1_CONFIG__ioe__WIDTH 1
#define R_PAR1_CONFIG__ioe__inv 1
#define R_PAR1_CONFIG__ioe__noninv 0
#define R_PAR1_CONFIG__iseli__BITNR 24
#define R_PAR1_CONFIG__iseli__WIDTH 1
#define R_PAR1_CONFIG__iseli__inv 1
#define R_PAR1_CONFIG__iseli__noninv 0
#define R_PAR1_CONFIG__iautofd__BITNR 23
#define R_PAR1_CONFIG__iautofd__WIDTH 1
#define R_PAR1_CONFIG__iautofd__inv 1
#define R_PAR1_CONFIG__iautofd__noninv 0
#define R_PAR1_CONFIG__istrb__BITNR 22
#define R_PAR1_CONFIG__istrb__WIDTH 1
#define R_PAR1_CONFIG__istrb__inv 1
#define R_PAR1_CONFIG__istrb__noninv 0
#define R_PAR1_CONFIG__iinit__BITNR 21
#define R_PAR1_CONFIG__iinit__WIDTH 1
#define R_PAR1_CONFIG__iinit__inv 1
#define R_PAR1_CONFIG__iinit__noninv 0
#define R_PAR1_CONFIG__iperr__BITNR 20
#define R_PAR1_CONFIG__iperr__WIDTH 1
#define R_PAR1_CONFIG__iperr__inv 1
#define R_PAR1_CONFIG__iperr__noninv 0
#define R_PAR1_CONFIG__iack__BITNR 19
#define R_PAR1_CONFIG__iack__WIDTH 1
#define R_PAR1_CONFIG__iack__inv 1
#define R_PAR1_CONFIG__iack__noninv 0
#define R_PAR1_CONFIG__ibusy__BITNR 18
#define R_PAR1_CONFIG__ibusy__WIDTH 1
#define R_PAR1_CONFIG__ibusy__inv 1
#define R_PAR1_CONFIG__ibusy__noninv 0
#define R_PAR1_CONFIG__ifault__BITNR 17
#define R_PAR1_CONFIG__ifault__WIDTH 1
#define R_PAR1_CONFIG__ifault__inv 1
#define R_PAR1_CONFIG__ifault__noninv 0
#define R_PAR1_CONFIG__isel__BITNR 16
#define R_PAR1_CONFIG__isel__WIDTH 1
#define R_PAR1_CONFIG__isel__inv 1
#define R_PAR1_CONFIG__isel__noninv 0
#define R_PAR1_CONFIG__ext_mode__BITNR 11
#define R_PAR1_CONFIG__ext_mode__WIDTH 1
#define R_PAR1_CONFIG__ext_mode__enable 1
#define R_PAR1_CONFIG__ext_mode__disable 0
#define R_PAR1_CONFIG__dma__BITNR 9
#define R_PAR1_CONFIG__dma__WIDTH 1
#define R_PAR1_CONFIG__dma__enable 1
#define R_PAR1_CONFIG__dma__disable 0
#define R_PAR1_CONFIG__rle_in__BITNR 8
#define R_PAR1_CONFIG__rle_in__WIDTH 1
#define R_PAR1_CONFIG__rle_in__enable 1
#define R_PAR1_CONFIG__rle_in__disable 0
#define R_PAR1_CONFIG__rle_out__BITNR 7
#define R_PAR1_CONFIG__rle_out__WIDTH 1
#define R_PAR1_CONFIG__rle_out__enable 1
#define R_PAR1_CONFIG__rle_out__disable 0
#define R_PAR1_CONFIG__enable__BITNR 6
#define R_PAR1_CONFIG__enable__WIDTH 1
#define R_PAR1_CONFIG__enable__on 1
#define R_PAR1_CONFIG__enable__reset 0
#define R_PAR1_CONFIG__force__BITNR 5
#define R_PAR1_CONFIG__force__WIDTH 1
#define R_PAR1_CONFIG__force__on 1
#define R_PAR1_CONFIG__force__off 0
#define R_PAR1_CONFIG__ign_ack__BITNR 4
#define R_PAR1_CONFIG__ign_ack__WIDTH 1
#define R_PAR1_CONFIG__ign_ack__ignore 1
#define R_PAR1_CONFIG__ign_ack__wait 0
#define R_PAR1_CONFIG__oe_ack__BITNR 3
#define R_PAR1_CONFIG__oe_ack__WIDTH 1
#define R_PAR1_CONFIG__oe_ack__wait_oe 1
#define R_PAR1_CONFIG__oe_ack__dont_wait 0
#define R_PAR1_CONFIG__oe_ack__epp_addr 1
#define R_PAR1_CONFIG__oe_ack__epp_data 0
#define R_PAR1_CONFIG__epp_addr_data__BITNR 3
#define R_PAR1_CONFIG__epp_addr_data__WIDTH 1
#define R_PAR1_CONFIG__epp_addr_data__wait_oe 1
#define R_PAR1_CONFIG__epp_addr_data__dont_wait 0
#define R_PAR1_CONFIG__epp_addr_data__epp_addr 1
#define R_PAR1_CONFIG__epp_addr_data__epp_data 0
#define R_PAR1_CONFIG__mode__BITNR 0
#define R_PAR1_CONFIG__mode__WIDTH 3
#define R_PAR1_CONFIG__mode__manual 0
#define R_PAR1_CONFIG__mode__centronics 1
#define R_PAR1_CONFIG__mode__fastbyte 2
#define R_PAR1_CONFIG__mode__nibble 3
#define R_PAR1_CONFIG__mode__byte 4
#define R_PAR1_CONFIG__mode__ecp_fwd 5
#define R_PAR1_CONFIG__mode__ecp_rev 6
#define R_PAR1_CONFIG__mode__off 7
#define R_PAR1_CONFIG__mode__epp_wr1 5
#define R_PAR1_CONFIG__mode__epp_wr2 6
#define R_PAR1_CONFIG__mode__epp_wr3 7
#define R_PAR1_CONFIG__mode__epp_rd 0

#define R_PAR1_DELAY (IO_TYPECAST_UDWORD 0xb0000058)
#define R_PAR1_DELAY__fine_hold__BITNR 21
#define R_PAR1_DELAY__fine_hold__WIDTH 3
#define R_PAR1_DELAY__hold__BITNR 16
#define R_PAR1_DELAY__hold__WIDTH 5
#define R_PAR1_DELAY__fine_strb__BITNR 13
#define R_PAR1_DELAY__fine_strb__WIDTH 3
#define R_PAR1_DELAY__strobe__BITNR 8
#define R_PAR1_DELAY__strobe__WIDTH 5
#define R_PAR1_DELAY__fine_setup__BITNR 5
#define R_PAR1_DELAY__fine_setup__WIDTH 3
#define R_PAR1_DELAY__setup__BITNR 0
#define R_PAR1_DELAY__setup__WIDTH 5

/*
!* ATA interface registers
!*/

#define R_ATA_CTRL_DATA (IO_TYPECAST_UDWORD 0xb0000040)
#define R_ATA_CTRL_DATA__sel__BITNR 30
#define R_ATA_CTRL_DATA__sel__WIDTH 2
#define R_ATA_CTRL_DATA__cs1__BITNR 29
#define R_ATA_CTRL_DATA__cs1__WIDTH 1
#define R_ATA_CTRL_DATA__cs1__active 1
#define R_ATA_CTRL_DATA__cs1__inactive 0
#define R_ATA_CTRL_DATA__cs0__BITNR 28
#define R_ATA_CTRL_DATA__cs0__WIDTH 1
#define R_ATA_CTRL_DATA__cs0__active 1
#define R_ATA_CTRL_DATA__cs0__inactive 0
#define R_ATA_CTRL_DATA__addr__BITNR 25
#define R_ATA_CTRL_DATA__addr__WIDTH 3
#define R_ATA_CTRL_DATA__rw__BITNR 24
#define R_ATA_CTRL_DATA__rw__WIDTH 1
#define R_ATA_CTRL_DATA__rw__read 1
#define R_ATA_CTRL_DATA__rw__write 0
#define R_ATA_CTRL_DATA__src_dst__BITNR 23
#define R_ATA_CTRL_DATA__src_dst__WIDTH 1
#define R_ATA_CTRL_DATA__src_dst__dma 1
#define R_ATA_CTRL_DATA__src_dst__register 0
#define R_ATA_CTRL_DATA__handsh__BITNR 22
#define R_ATA_CTRL_DATA__handsh__WIDTH 1
#define R_ATA_CTRL_DATA__handsh__dma 1
#define R_ATA_CTRL_DATA__handsh__pio 0
#define R_ATA_CTRL_DATA__multi__BITNR 21
#define R_ATA_CTRL_DATA__multi__WIDTH 1
#define R_ATA_CTRL_DATA__multi__on 1
#define R_ATA_CTRL_DATA__multi__off 0
#define R_ATA_CTRL_DATA__dma_size__BITNR 20
#define R_ATA_CTRL_DATA__dma_size__WIDTH 1
#define R_ATA_CTRL_DATA__dma_size__byte 1
#define R_ATA_CTRL_DATA__dma_size__word 0
#define R_ATA_CTRL_DATA__data__BITNR 0
#define R_ATA_CTRL_DATA__data__WIDTH 16

#define R_ATA_STATUS_DATA (IO_TYPECAST_RO_UDWORD 0xb0000040)
#define R_ATA_STATUS_DATA__busy__BITNR 18
#define R_ATA_STATUS_DATA__busy__WIDTH 1
#define R_ATA_STATUS_DATA__busy__yes 1
#define R_ATA_STATUS_DATA__busy__no 0
#define R_ATA_STATUS_DATA__tr_rdy__BITNR 17
#define R_ATA_STATUS_DATA__tr_rdy__WIDTH 1
#define R_ATA_STATUS_DATA__tr_rdy__ready 1
#define R_ATA_STATUS_DATA__tr_rdy__busy 0
#define R_ATA_STATUS_DATA__dav__BITNR 16
#define R_ATA_STATUS_DATA__dav__WIDTH 1
#define R_ATA_STATUS_DATA__dav__data 1
#define R_ATA_STATUS_DATA__dav__nodata 0
#define R_ATA_STATUS_DATA__data__BITNR 0
#define R_ATA_STATUS_DATA__data__WIDTH 16

#define R_ATA_CONFIG (IO_TYPECAST_UDWORD 0xb0000044)
#define R_ATA_CONFIG__enable__BITNR 25
#define R_ATA_CONFIG__enable__WIDTH 1
#define R_ATA_CONFIG__enable__on 1
#define R_ATA_CONFIG__enable__off 0
#define R_ATA_CONFIG__dma_strobe__BITNR 20
#define R_ATA_CONFIG__dma_strobe__WIDTH 5
#define R_ATA_CONFIG__dma_hold__BITNR 15
#define R_ATA_CONFIG__dma_hold__WIDTH 5
#define R_ATA_CONFIG__pio_setup__BITNR 10
#define R_ATA_CONFIG__pio_setup__WIDTH 5
#define R_ATA_CONFIG__pio_strobe__BITNR 5
#define R_ATA_CONFIG__pio_strobe__WIDTH 5
#define R_ATA_CONFIG__pio_hold__BITNR 0
#define R_ATA_CONFIG__pio_hold__WIDTH 5

#define R_ATA_TRANSFER_CNT (IO_TYPECAST_UDWORD 0xb0000048)
#define R_ATA_TRANSFER_CNT__count__BITNR 0
#define R_ATA_TRANSFER_CNT__count__WIDTH 17

/*
!* SCSI registers
!*/

#define R_SCSI0_CTRL (IO_TYPECAST_UDWORD 0xb0000044)
#define R_SCSI0_CTRL__id_type__BITNR 31
#define R_SCSI0_CTRL__id_type__WIDTH 1
#define R_SCSI0_CTRL__id_type__software 1
#define R_SCSI0_CTRL__id_type__hardware 0
#define R_SCSI0_CTRL__sel_timeout__BITNR 24
#define R_SCSI0_CTRL__sel_timeout__WIDTH 7
#define R_SCSI0_CTRL__synch_per__BITNR 16
#define R_SCSI0_CTRL__synch_per__WIDTH 8
#define R_SCSI0_CTRL__rst__BITNR 15
#define R_SCSI0_CTRL__rst__WIDTH 1
#define R_SCSI0_CTRL__rst__yes 1
#define R_SCSI0_CTRL__rst__no 0
#define R_SCSI0_CTRL__atn__BITNR 14
#define R_SCSI0_CTRL__atn__WIDTH 1
#define R_SCSI0_CTRL__atn__yes 1
#define R_SCSI0_CTRL__atn__no 0
#define R_SCSI0_CTRL__my_id__BITNR 9
#define R_SCSI0_CTRL__my_id__WIDTH 4
#define R_SCSI0_CTRL__target_id__BITNR 4
#define R_SCSI0_CTRL__target_id__WIDTH 4
#define R_SCSI0_CTRL__fast_20__BITNR 3
#define R_SCSI0_CTRL__fast_20__WIDTH 1
#define R_SCSI0_CTRL__fast_20__yes 1
#define R_SCSI0_CTRL__fast_20__no 0
#define R_SCSI0_CTRL__bus_width__BITNR 2
#define R_SCSI0_CTRL__bus_width__WIDTH 1
#define R_SCSI0_CTRL__bus_width__wide 1
#define R_SCSI0_CTRL__bus_width__narrow 0
#define R_SCSI0_CTRL__synch__BITNR 1
#define R_SCSI0_CTRL__synch__WIDTH 1
#define R_SCSI0_CTRL__synch__synch 1
#define R_SCSI0_CTRL__synch__asynch 0
#define R_SCSI0_CTRL__enable__BITNR 0
#define R_SCSI0_CTRL__enable__WIDTH 1
#define R_SCSI0_CTRL__enable__on 1
#define R_SCSI0_CTRL__enable__off 0

#define R_SCSI0_CMD_DATA (IO_TYPECAST_UDWORD 0xb0000040)
#define R_SCSI0_CMD_DATA__parity_in__BITNR 26
#define R_SCSI0_CMD_DATA__parity_in__WIDTH 1
#define R_SCSI0_CMD_DATA__parity_in__on 0
#define R_SCSI0_CMD_DATA__parity_in__off 1
#define R_SCSI0_CMD_DATA__skip__BITNR 25
#define R_SCSI0_CMD_DATA__skip__WIDTH 1
#define R_SCSI0_CMD_DATA__skip__on 1
#define R_SCSI0_CMD_DATA__skip__off 0
#define R_SCSI0_CMD_DATA__clr_status__BITNR 24
#define R_SCSI0_CMD_DATA__clr_status__WIDTH 1
#define R_SCSI0_CMD_DATA__clr_status__yes 1
#define R_SCSI0_CMD_DATA__clr_status__nop 0
#define R_SCSI0_CMD_DATA__asynch_setup__BITNR 20
#define R_SCSI0_CMD_DATA__asynch_setup__WIDTH 4
#define R_SCSI0_CMD_DATA__command__BITNR 16
#define R_SCSI0_CMD_DATA__command__WIDTH 4
#define R_SCSI0_CMD_DATA__command__full_din_1 0
#define R_SCSI0_CMD_DATA__command__full_dout_1 1
#define R_SCSI0_CMD_DATA__command__full_stat_1 2
#define R_SCSI0_CMD_DATA__command__resel_din 3
#define R_SCSI0_CMD_DATA__command__resel_dout 4
#define R_SCSI0_CMD_DATA__command__resel_stat 5
#define R_SCSI0_CMD_DATA__command__arb_only 6
#define R_SCSI0_CMD_DATA__command__full_din_3 8
#define R_SCSI0_CMD_DATA__command__full_dout_3 9
#define R_SCSI0_CMD_DATA__command__full_stat_3 10
#define R_SCSI0_CMD_DATA__command__man_data_in 11
#define R_SCSI0_CMD_DATA__command__man_data_out 12
#define R_SCSI0_CMD_DATA__command__man_rat 13
#define R_SCSI0_CMD_DATA__data_out__BITNR 0
#define R_SCSI0_CMD_DATA__data_out__WIDTH 16

#define R_SCSI0_DATA (IO_TYPECAST_UWORD 0xb0000040)
#define R_SCSI0_DATA__data_out__BITNR 0
#define R_SCSI0_DATA__data_out__WIDTH 16

#define R_SCSI0_CMD (IO_TYPECAST_BYTE 0xb0000042)
#define R_SCSI0_CMD__asynch_setup__BITNR 4
#define R_SCSI0_CMD__asynch_setup__WIDTH 4
#define R_SCSI0_CMD__command__BITNR 0
#define R_SCSI0_CMD__command__WIDTH 4
#define R_SCSI0_CMD__command__full_din_1 0
#define R_SCSI0_CMD__command__full_dout_1 1
#define R_SCSI0_CMD__command__full_stat_1 2
#define R_SCSI0_CMD__command__resel_din 3
#define R_SCSI0_CMD__command__resel_dout 4
#define R_SCSI0_CMD__command__resel_stat 5
#define R_SCSI0_CMD__command__arb_only 6
#define R_SCSI0_CMD__command__full_din_3 8
#define R_SCSI0_CMD__command__full_dout_3 9
#define R_SCSI0_CMD__command__full_stat_3 10
#define R_SCSI0_CMD__command__man_data_in 11
#define R_SCSI0_CMD__command__man_data_out 12
#define R_SCSI0_CMD__command__man_rat 13

#define R_SCSI0_STATUS_CTRL (IO_TYPECAST_BYTE 0xb0000043)
#define R_SCSI0_STATUS_CTRL__parity_in__BITNR 2
#define R_SCSI0_STATUS_CTRL__parity_in__WIDTH 1
#define R_SCSI0_STATUS_CTRL__parity_in__on 0
#define R_SCSI0_STATUS_CTRL__parity_in__off 1
#define R_SCSI0_STATUS_CTRL__skip__BITNR 1
#define R_SCSI0_STATUS_CTRL__skip__WIDTH 1
#define R_SCSI0_STATUS_CTRL__skip__on 1
#define R_SCSI0_STATUS_CTRL__skip__off 0
#define R_SCSI0_STATUS_CTRL__clr_status__BITNR 0
#define R_SCSI0_STATUS_CTRL__clr_status__WIDTH 1
#define R_SCSI0_STATUS_CTRL__clr_status__yes 1
#define R_SCSI0_STATUS_CTRL__clr_status__nop 0

#define R_SCSI0_STATUS (IO_TYPECAST_RO_UDWORD 0xb0000048)
#define R_SCSI0_STATUS__tst_arb_won__BITNR 23
#define R_SCSI0_STATUS__tst_arb_won__WIDTH 1
#define R_SCSI0_STATUS__tst_resel__BITNR 22
#define R_SCSI0_STATUS__tst_resel__WIDTH 1
#define R_SCSI0_STATUS__parity_error__BITNR 21
#define R_SCSI0_STATUS__parity_error__WIDTH 1
#define R_SCSI0_STATUS__bus_reset__BITNR 20
#define R_SCSI0_STATUS__bus_reset__WIDTH 1
#define R_SCSI0_STATUS__bus_reset__yes 1
#define R_SCSI0_STATUS__bus_reset__no 0
#define R_SCSI0_STATUS__resel_target__BITNR 15
#define R_SCSI0_STATUS__resel_target__WIDTH 4
#define R_SCSI0_STATUS__resel__BITNR 14
#define R_SCSI0_STATUS__resel__WIDTH 1
#define R_SCSI0_STATUS__resel__yes 1
#define R_SCSI0_STATUS__resel__no 0
#define R_SCSI0_STATUS__curr_phase__BITNR 11
#define R_SCSI0_STATUS__curr_phase__WIDTH 3
#define R_SCSI0_STATUS__curr_phase__ph_undef 0
#define R_SCSI0_STATUS__curr_phase__ph_msg_in 7
#define R_SCSI0_STATUS__curr_phase__ph_msg_out 6
#define R_SCSI0_STATUS__curr_phase__ph_status 3
#define R_SCSI0_STATUS__curr_phase__ph_command 2
#define R_SCSI0_STATUS__curr_phase__ph_data_in 5
#define R_SCSI0_STATUS__curr_phase__ph_data_out 4
#define R_SCSI0_STATUS__curr_phase__ph_resel 1
#define R_SCSI0_STATUS__last_seq_step__BITNR 6
#define R_SCSI0_STATUS__last_seq_step__WIDTH 5
#define R_SCSI0_STATUS__last_seq_step__st_bus_free 24
#define R_SCSI0_STATUS__last_seq_step__st_arbitrate 8
#define R_SCSI0_STATUS__last_seq_step__st_resel_req 29
#define R_SCSI0_STATUS__last_seq_step__st_msg_1 2
#define R_SCSI0_STATUS__last_seq_step__st_manual 28
#define R_SCSI0_STATUS__last_seq_step__st_transf_cmd 30
#define R_SCSI0_STATUS__last_seq_step__st_msg_2 6
#define R_SCSI0_STATUS__last_seq_step__st_msg_3 22
#define R_SCSI0_STATUS__last_seq_step__st_answer 3
#define R_SCSI0_STATUS__last_seq_step__st_synch_din_perr 1
#define R_SCSI0_STATUS__last_seq_step__st_transfer_done 15
#define R_SCSI0_STATUS__last_seq_step__st_synch_dout 0
#define R_SCSI0_STATUS__last_seq_step__st_asynch_dout 25
#define R_SCSI0_STATUS__last_seq_step__st_synch_din 13
#define R_SCSI0_STATUS__last_seq_step__st_asynch_din 9
#define R_SCSI0_STATUS__last_seq_step__st_synch_dout_ack 4
#define R_SCSI0_STATUS__last_seq_step__st_synch_din_ack 12
#define R_SCSI0_STATUS__last_seq_step__st_synch_din_ack_perr 5
#define R_SCSI0_STATUS__last_seq_step__st_asynch_dout_end 11
#define R_SCSI0_STATUS__last_seq_step__st_iwr 27
#define R_SCSI0_STATUS__last_seq_step__st_wait_free_disc 21
#define R_SCSI0_STATUS__last_seq_step__st_sdp_disc 7
#define R_SCSI0_STATUS__last_seq_step__st_cc 31
#define R_SCSI0_STATUS__last_seq_step__st_iwr_good 14
#define R_SCSI0_STATUS__last_seq_step__st_iwr_cc 23
#define R_SCSI0_STATUS__last_seq_step__st_wait_free_iwr_cc 17
#define R_SCSI0_STATUS__last_seq_step__st_wait_free_cc 20
#define R_SCSI0_STATUS__last_seq_step__st_wait_free_sdp_disc 16
#define R_SCSI0_STATUS__last_seq_step__st_manual_req 10
#define R_SCSI0_STATUS__last_seq_step__st_manual_din_prot 18
#define R_SCSI0_STATUS__valid_status__BITNR 5
#define R_SCSI0_STATUS__valid_status__WIDTH 1
#define R_SCSI0_STATUS__valid_status__yes 1
#define R_SCSI0_STATUS__valid_status__no 0
#define R_SCSI0_STATUS__seq_status__BITNR 0
#define R_SCSI0_STATUS__seq_status__WIDTH 5
#define R_SCSI0_STATUS__seq_status__info_seq_complete 0
#define R_SCSI0_STATUS__seq_status__info_parity_error 1
#define R_SCSI0_STATUS__seq_status__info_unhandled_msg_in 2
#define R_SCSI0_STATUS__seq_status__info_unexp_ph_change 3
#define R_SCSI0_STATUS__seq_status__info_arb_lost 4
#define R_SCSI0_STATUS__seq_status__info_sel_timeout 5
#define R_SCSI0_STATUS__seq_status__info_unexp_bf 6
#define R_SCSI0_STATUS__seq_status__info_illegal_op 7
#define R_SCSI0_STATUS__seq_status__info_rec_recvd 8
#define R_SCSI0_STATUS__seq_status__info_reselected 9
#define R_SCSI0_STATUS__seq_status__info_unhandled_status 10
#define R_SCSI0_STATUS__seq_status__info_bus_reset 11
#define R_SCSI0_STATUS__seq_status__info_illegal_bf 12
#define R_SCSI0_STATUS__seq_status__info_bus_free 13

#define R_SCSI0_DATA_IN (IO_TYPECAST_RO_UWORD 0xb0000040)
#define R_SCSI0_DATA_IN__data_in__BITNR 0
#define R_SCSI0_DATA_IN__data_in__WIDTH 16

#define R_SCSI1_CTRL (IO_TYPECAST_UDWORD 0xb0000054)
#define R_SCSI1_CTRL__id_type__BITNR 31
#define R_SCSI1_CTRL__id_type__WIDTH 1
#define R_SCSI1_CTRL__id_type__software 1
#define R_SCSI1_CTRL__id_type__hardware 0
#define R_SCSI1_CTRL__sel_timeout__BITNR 24
#define R_SCSI1_CTRL__sel_timeout__WIDTH 7
#define R_SCSI1_CTRL__synch_per__BITNR 16
#define R_SCSI1_CTRL__synch_per__WIDTH 8
#define R_SCSI1_CTRL__rst__BITNR 15
#define R_SCSI1_CTRL__rst__WIDTH 1
#define R_SCSI1_CTRL__rst__yes 1
#define R_SCSI1_CTRL__rst__no 0
#define R_SCSI1_CTRL__atn__BITNR 14
#define R_SCSI1_CTRL__atn__WIDTH 1
#define R_SCSI1_CTRL__atn__yes 1
#define R_SCSI1_CTRL__atn__no 0
#define R_SCSI1_CTRL__my_id__BITNR 9
#define R_SCSI1_CTRL__my_id__WIDTH 4
#define R_SCSI1_CTRL__target_id__BITNR 4
#define R_SCSI1_CTRL__target_id__WIDTH 4
#define R_SCSI1_CTRL__fast_20__BITNR 3
#define R_SCSI1_CTRL__fast_20__WIDTH 1
#define R_SCSI1_CTRL__fast_20__yes 1
#define R_SCSI1_CTRL__fast_20__no 0
#define R_SCSI1_CTRL__bus_width__BITNR 2
#define R_SCSI1_CTRL__bus_width__WIDTH 1
#define R_SCSI1_CTRL__bus_width__wide 1
#define R_SCSI1_CTRL__bus_width__narrow 0
#define R_SCSI1_CTRL__synch__BITNR 1
#define R_SCSI1_CTRL__synch__WIDTH 1
#define R_SCSI1_CTRL__synch__synch 1
#define R_SCSI1_CTRL__synch__asynch 0
#define R_SCSI1_CTRL__enable__BITNR 0
#define R_SCSI1_CTRL__enable__WIDTH 1
#define R_SCSI1_CTRL__enable__on 1
#define R_SCSI1_CTRL__enable__off 0

#define R_SCSI1_CMD_DATA (IO_TYPECAST_UDWORD 0xb0000050)
#define R_SCSI1_CMD_DATA__parity_in__BITNR 26
#define R_SCSI1_CMD_DATA__parity_in__WIDTH 1
#define R_SCSI1_CMD_DATA__parity_in__on 0
#define R_SCSI1_CMD_DATA__parity_in__off 1
#define R_SCSI1_CMD_DATA__skip__BITNR 25
#define R_SCSI1_CMD_DATA__skip__WIDTH 1
#define R_SCSI1_CMD_DATA__skip__on 1
#define R_SCSI1_CMD_DATA__skip__off 0
#define R_SCSI1_CMD_DATA__clr_status__BITNR 24
#define R_SCSI1_CMD_DATA__clr_status__WIDTH 1
#define R_SCSI1_CMD_DATA__clr_status__yes 1
#define R_SCSI1_CMD_DATA__clr_status__nop 0
#define R_SCSI1_CMD_DATA__asynch_setup__BITNR 20
#define R_SCSI1_CMD_DATA__asynch_setup__WIDTH 4
#define R_SCSI1_CMD_DATA__command__BITNR 16
#define R_SCSI1_CMD_DATA__command__WIDTH 4
#define R_SCSI1_CMD_DATA__command__full_din_1 0
#define R_SCSI1_CMD_DATA__command__full_dout_1 1
#define R_SCSI1_CMD_DATA__command__full_stat_1 2
#define R_SCSI1_CMD_DATA__command__resel_din 3
#define R_SCSI1_CMD_DATA__command__resel_dout 4
#define R_SCSI1_CMD_DATA__command__resel_stat 5
#define R_SCSI1_CMD_DATA__command__arb_only 6
#define R_SCSI1_CMD_DATA__command__full_din_3 8
#define R_SCSI1_CMD_DATA__command__full_dout_3 9
#define R_SCSI1_CMD_DATA__command__full_stat_3 10
#define R_SCSI1_CMD_DATA__command__man_data_in 11
#define R_SCSI1_CMD_DATA__command__man_data_out 12
#define R_SCSI1_CMD_DATA__command__man_rat 13
#define R_SCSI1_CMD_DATA__data_out__BITNR 0
#define R_SCSI1_CMD_DATA__data_out__WIDTH 16

#define R_SCSI1_DATA (IO_TYPECAST_UWORD 0xb0000050)
#define R_SCSI1_DATA__data_out__BITNR 0
#define R_SCSI1_DATA__data_out__WIDTH 16

#define R_SCSI1_CMD (IO_TYPECAST_BYTE 0xb0000052)
#define R_SCSI1_CMD__asynch_setup__BITNR 4
#define R_SCSI1_CMD__asynch_setup__WIDTH 4
#define R_SCSI1_CMD__command__BITNR 0
#define R_SCSI1_CMD__command__WIDTH 4
#define R_SCSI1_CMD__command__full_din_1 0
#define R_SCSI1_CMD__command__full_dout_1 1
#define R_SCSI1_CMD__command__full_stat_1 2
#define R_SCSI1_CMD__command__resel_din 3
#define R_SCSI1_CMD__command__resel_dout 4
#define R_SCSI1_CMD__command__resel_stat 5
#define R_SCSI1_CMD__command__arb_only 6
#define R_SCSI1_CMD__command__full_din_3 8
#define R_SCSI1_CMD__command__full_dout_3 9
#define R_SCSI1_CMD__command__full_stat_3 10
#define R_SCSI1_CMD__command__man_data_in 11
#define R_SCSI1_CMD__command__man_data_out 12
#define R_SCSI1_CMD__command__man_rat 13

#define R_SCSI1_STATUS_CTRL (IO_TYPECAST_BYTE 0xb0000053)
#define R_SCSI1_STATUS_CTRL__parity_in__BITNR 2
#define R_SCSI1_STATUS_CTRL__parity_in__WIDTH 1
#define R_SCSI1_STATUS_CTRL__parity_in__on 0
#define R_SCSI1_STATUS_CTRL__parity_in__off 1
#define R_SCSI1_STATUS_CTRL__skip__BITNR 1
#define R_SCSI1_STATUS_CTRL__skip__WIDTH 1
#define R_SCSI1_STATUS_CTRL__skip__on 1
#define R_SCSI1_STATUS_CTRL__skip__off 0
#define R_SCSI1_STATUS_CTRL__clr_status__BITNR 0
#define R_SCSI1_STATUS_CTRL__clr_status__WIDTH 1
#define R_SCSI1_STATUS_CTRL__clr_status__yes 1
#define R_SCSI1_STATUS_CTRL__clr_status__nop 0

#define R_SCSI1_STATUS (IO_TYPECAST_RO_UDWORD 0xb0000058)
#define R_SCSI1_STATUS__tst_arb_won__BITNR 23
#define R_SCSI1_STATUS__tst_arb_won__WIDTH 1
#define R_SCSI1_STATUS__tst_resel__BITNR 22
#define R_SCSI1_STATUS__tst_resel__WIDTH 1
#define R_SCSI1_STATUS__parity_error__BITNR 21
#define R_SCSI1_STATUS__parity_error__WIDTH 1
#define R_SCSI1_STATUS__bus_reset__BITNR 20
#define R_SCSI1_STATUS__bus_reset__WIDTH 1
#define R_SCSI1_STATUS__bus_reset__yes 1
#define R_SCSI1_STATUS__bus_reset__no 0
#define R_SCSI1_STATUS__resel_target__BITNR 15
#define R_SCSI1_STATUS__resel_target__WIDTH 4
#define R_SCSI1_STATUS__resel__BITNR 14
#define R_SCSI1_STATUS__resel__WIDTH 1
#define R_SCSI1_STATUS__resel__yes 1
#define R_SCSI1_STATUS__resel__no 0
#define R_SCSI1_STATUS__curr_phase__BITNR 11
#define R_SCSI1_STATUS__curr_phase__WIDTH 3
#define R_SCSI1_STATUS__curr_phase__ph_undef 0
#define R_SCSI1_STATUS__curr_phase__ph_msg_in 7
#define R_SCSI1_STATUS__curr_phase__ph_msg_out 6
#define R_SCSI1_STATUS__curr_phase__ph_status 3
#define R_SCSI1_STATUS__curr_phase__ph_command 2
#define R_SCSI1_STATUS__curr_phase__ph_data_in 5
#define R_SCSI1_STATUS__curr_phase__ph_data_out 4
#define R_SCSI1_STATUS__curr_phase__ph_resel 1
#define R_SCSI1_STATUS__last_seq_step__BITNR 6
#define R_SCSI1_STATUS__last_seq_step__WIDTH 5
#define R_SCSI1_STATUS__last_seq_step__st_bus_free 24
#define R_SCSI1_STATUS__last_seq_step__st_arbitrate 8
#define R_SCSI1_STATUS__last_seq_step__st_resel_req 29
#define R_SCSI1_STATUS__last_seq_step__st_msg_1 2
#define R_SCSI1_STATUS__last_seq_step__st_manual 28
#define R_SCSI1_STATUS__last_seq_step__st_transf_cmd 30
#define R_SCSI1_STATUS__last_seq_step__st_msg_2 6
#define R_SCSI1_STATUS__last_seq_step__st_msg_3 22
#define R_SCSI1_STATUS__last_seq_step__st_answer 3
#define R_SCSI1_STATUS__last_seq_step__st_synch_din_perr 1
#define R_SCSI1_STATUS__last_seq_step__st_transfer_done 15
#define R_SCSI1_STATUS__last_seq_step__st_synch_dout 0
#define R_SCSI1_STATUS__last_seq_step__st_asynch_dout 25
#define R_SCSI1_STATUS__last_seq_step__st_synch_din 13
#define R_SCSI1_STATUS__last_seq_step__st_asynch_din 9
#define R_SCSI1_STATUS__last_seq_step__st_synch_dout_ack 4
#define R_SCSI1_STATUS__last_seq_step__st_synch_din_ack 12
#define R_SCSI1_STATUS__last_seq_step__st_synch_din_ack_perr 5
#define R_SCSI1_STATUS__last_seq_step__st_asynch_dout_end 11
#define R_SCSI1_STATUS__last_seq_step__st_iwr 27
#define R_SCSI1_STATUS__last_seq_step__st_wait_free_disc 21
#define R_SCSI1_STATUS__last_seq_step__st_sdp_disc 7
#define R_SCSI1_STATUS__last_seq_step__st_cc 31
#define R_SCSI1_STATUS__last_seq_step__st_iwr_good 14
#define R_SCSI1_STATUS__last_seq_step__st_iwr_cc 23
#define R_SCSI1_STATUS__last_seq_step__st_wait_free_iwr_cc 17
#define R_SCSI1_STATUS__last_seq_step__st_wait_free_cc 20
#define R_SCSI1_STATUS__last_seq_step__st_wait_free_sdp_disc 16
#define R_SCSI1_STATUS__last_seq_step__st_manual_req 10
#define R_SCSI1_STATUS__last_seq_step__st_manual_din_prot 18
#define R_SCSI1_STATUS__valid_status__BITNR 5
#define R_SCSI1_STATUS__valid_status__WIDTH 1
#define R_SCSI1_STATUS__valid_status__yes 1
#define R_SCSI1_STATUS__valid_status__no 0
#define R_SCSI1_STATUS__seq_status__BITNR 0
#define R_SCSI1_STATUS__seq_status__WIDTH 5
#define R_SCSI1_STATUS__seq_status__info_seq_complete 0
#define R_SCSI1_STATUS__seq_status__info_parity_error 1
#define R_SCSI1_STATUS__seq_status__info_unhandled_msg_in 2
#define R_SCSI1_STATUS__seq_status__info_unexp_ph_change 3
#define R_SCSI1_STATUS__seq_status__info_arb_lost 4
#define R_SCSI1_STATUS__seq_status__info_sel_timeout 5
#define R_SCSI1_STATUS__seq_status__info_unexp_bf 6
#define R_SCSI1_STATUS__seq_status__info_illegal_op 7
#define R_SCSI1_STATUS__seq_status__info_rec_recvd 8
#define R_SCSI1_STATUS__seq_status__info_reselected 9
#define R_SCSI1_STATUS__seq_status__info_unhandled_status 10
#define R_SCSI1_STATUS__seq_status__info_bus_reset 11
#define R_SCSI1_STATUS__seq_status__info_illegal_bf 12
#define R_SCSI1_STATUS__seq_status__info_bus_free 13

#define R_SCSI1_DATA_IN (IO_TYPECAST_RO_UWORD 0xb0000050)
#define R_SCSI1_DATA_IN__data_in__BITNR 0
#define R_SCSI1_DATA_IN__data_in__WIDTH 16

/*
!* Interrupt mask and status registers
!*/

#define R_IRQ_MASK0_RD (IO_TYPECAST_RO_UDWORD 0xb00000c0)
#define R_IRQ_MASK0_RD__nmi_pin__BITNR 31
#define R_IRQ_MASK0_RD__nmi_pin__WIDTH 1
#define R_IRQ_MASK0_RD__nmi_pin__active 1
#define R_IRQ_MASK0_RD__nmi_pin__inactive 0
#define R_IRQ_MASK0_RD__watchdog_nmi__BITNR 30
#define R_IRQ_MASK0_RD__watchdog_nmi__WIDTH 1
#define R_IRQ_MASK0_RD__watchdog_nmi__active 1
#define R_IRQ_MASK0_RD__watchdog_nmi__inactive 0
#define R_IRQ_MASK0_RD__sqe_test_error__BITNR 29
#define R_IRQ_MASK0_RD__sqe_test_error__WIDTH 1
#define R_IRQ_MASK0_RD__sqe_test_error__active 1
#define R_IRQ_MASK0_RD__sqe_test_error__inactive 0
#define R_IRQ_MASK0_RD__carrier_loss__BITNR 28
#define R_IRQ_MASK0_RD__carrier_loss__WIDTH 1
#define R_IRQ_MASK0_RD__carrier_loss__active 1
#define R_IRQ_MASK0_RD__carrier_loss__inactive 0
#define R_IRQ_MASK0_RD__deferred__BITNR 27
#define R_IRQ_MASK0_RD__deferred__WIDTH 1
#define R_IRQ_MASK0_RD__deferred__active 1
#define R_IRQ_MASK0_RD__deferred__inactive 0
#define R_IRQ_MASK0_RD__late_col__BITNR 26
#define R_IRQ_MASK0_RD__late_col__WIDTH 1
#define R_IRQ_MASK0_RD__late_col__active 1
#define R_IRQ_MASK0_RD__late_col__inactive 0
#define R_IRQ_MASK0_RD__multiple_col__BITNR 25
#define R_IRQ_MASK0_RD__multiple_col__WIDTH 1
#define R_IRQ_MASK0_RD__multiple_col__active 1
#define R_IRQ_MASK0_RD__multiple_col__inactive 0
#define R_IRQ_MASK0_RD__single_col__BITNR 24
#define R_IRQ_MASK0_RD__single_col__WIDTH 1
#define R_IRQ_MASK0_RD__single_col__active 1
#define R_IRQ_MASK0_RD__single_col__inactive 0
#define R_IRQ_MASK0_RD__congestion__BITNR 23
#define R_IRQ_MASK0_RD__congestion__WIDTH 1
#define R_IRQ_MASK0_RD__congestion__active 1
#define R_IRQ_MASK0_RD__congestion__inactive 0
#define R_IRQ_MASK0_RD__oversize__BITNR 22
#define R_IRQ_MASK0_RD__oversize__WIDTH 1
#define R_IRQ_MASK0_RD__oversize__active 1
#define R_IRQ_MASK0_RD__oversize__inactive 0
#define R_IRQ_MASK0_RD__alignment_error__BITNR 21
#define R_IRQ_MASK0_RD__alignment_error__WIDTH 1
#define R_IRQ_MASK0_RD__alignment_error__active 1
#define R_IRQ_MASK0_RD__alignment_error__inactive 0
#define R_IRQ_MASK0_RD__crc_error__BITNR 20
#define R_IRQ_MASK0_RD__crc_error__WIDTH 1
#define R_IRQ_MASK0_RD__crc_error__active 1
#define R_IRQ_MASK0_RD__crc_error__inactive 0
#define R_IRQ_MASK0_RD__overrun__BITNR 19
#define R_IRQ_MASK0_RD__overrun__WIDTH 1
#define R_IRQ_MASK0_RD__overrun__active 1
#define R_IRQ_MASK0_RD__overrun__inactive 0
#define R_IRQ_MASK0_RD__underrun__BITNR 18
#define R_IRQ_MASK0_RD__underrun__WIDTH 1
#define R_IRQ_MASK0_RD__underrun__active 1
#define R_IRQ_MASK0_RD__underrun__inactive 0
#define R_IRQ_MASK0_RD__excessive_col__BITNR 17
#define R_IRQ_MASK0_RD__excessive_col__WIDTH 1
#define R_IRQ_MASK0_RD__excessive_col__active 1
#define R_IRQ_MASK0_RD__excessive_col__inactive 0
#define R_IRQ_MASK0_RD__mdio__BITNR 16
#define R_IRQ_MASK0_RD__mdio__WIDTH 1
#define R_IRQ_MASK0_RD__mdio__active 1
#define R_IRQ_MASK0_RD__mdio__inactive 0
#define R_IRQ_MASK0_RD__ata_drq3__BITNR 15
#define R_IRQ_MASK0_RD__ata_drq3__WIDTH 1
#define R_IRQ_MASK0_RD__ata_drq3__active 1
#define R_IRQ_MASK0_RD__ata_drq3__inactive 0
#define R_IRQ_MASK0_RD__ata_drq2__BITNR 14
#define R_IRQ_MASK0_RD__ata_drq2__WIDTH 1
#define R_IRQ_MASK0_RD__ata_drq2__active 1
#define R_IRQ_MASK0_RD__ata_drq2__inactive 0
#define R_IRQ_MASK0_RD__ata_drq1__BITNR 13
#define R_IRQ_MASK0_RD__ata_drq1__WIDTH 1
#define R_IRQ_MASK0_RD__ata_drq1__active 1
#define R_IRQ_MASK0_RD__ata_drq1__inactive 0
#define R_IRQ_MASK0_RD__ata_drq0__BITNR 12
#define R_IRQ_MASK0_RD__ata_drq0__WIDTH 1
#define R_IRQ_MASK0_RD__ata_drq0__active 1
#define R_IRQ_MASK0_RD__ata_drq0__inactive 0
#define R_IRQ_MASK0_RD__par0_ecp_cmd__BITNR 11
#define R_IRQ_MASK0_RD__par0_ecp_cmd__WIDTH 1
#define R_IRQ_MASK0_RD__par0_ecp_cmd__active 1
#define R_IRQ_MASK0_RD__par0_ecp_cmd__inactive 0
#define R_IRQ_MASK0_RD__ata_irq3__BITNR 11
#define R_IRQ_MASK0_RD__ata_irq3__WIDTH 1
#define R_IRQ_MASK0_RD__ata_irq3__active 1
#define R_IRQ_MASK0_RD__ata_irq3__inactive 0
#define R_IRQ_MASK0_RD__par0_peri__BITNR 10
#define R_IRQ_MASK0_RD__par0_peri__WIDTH 1
#define R_IRQ_MASK0_RD__par0_peri__active 1
#define R_IRQ_MASK0_RD__par0_peri__inactive 0
#define R_IRQ_MASK0_RD__ata_irq2__BITNR 10
#define R_IRQ_MASK0_RD__ata_irq2__WIDTH 1
#define R_IRQ_MASK0_RD__ata_irq2__active 1
#define R_IRQ_MASK0_RD__ata_irq2__inactive 0
#define R_IRQ_MASK0_RD__par0_data__BITNR 9
#define R_IRQ_MASK0_RD__par0_data__WIDTH 1
#define R_IRQ_MASK0_RD__par0_data__active 1
#define R_IRQ_MASK0_RD__par0_data__inactive 0
#define R_IRQ_MASK0_RD__ata_irq1__BITNR 9
#define R_IRQ_MASK0_RD__ata_irq1__WIDTH 1
#define R_IRQ_MASK0_RD__ata_irq1__active 1
#define R_IRQ_MASK0_RD__ata_irq1__inactive 0
#define R_IRQ_MASK0_RD__par0_ready__BITNR 8
#define R_IRQ_MASK0_RD__par0_ready__WIDTH 1
#define R_IRQ_MASK0_RD__par0_ready__active 1
#define R_IRQ_MASK0_RD__par0_ready__inactive 0
#define R_IRQ_MASK0_RD__ata_irq0__BITNR 8
#define R_IRQ_MASK0_RD__ata_irq0__WIDTH 1
#define R_IRQ_MASK0_RD__ata_irq0__active 1
#define R_IRQ_MASK0_RD__ata_irq0__inactive 0
#define R_IRQ_MASK0_RD__mio__BITNR 8
#define R_IRQ_MASK0_RD__mio__WIDTH 1
#define R_IRQ_MASK0_RD__mio__active 1
#define R_IRQ_MASK0_RD__mio__inactive 0
#define R_IRQ_MASK0_RD__scsi0__BITNR 8
#define R_IRQ_MASK0_RD__scsi0__WIDTH 1
#define R_IRQ_MASK0_RD__scsi0__active 1
#define R_IRQ_MASK0_RD__scsi0__inactive 0
#define R_IRQ_MASK0_RD__ata_dmaend__BITNR 7
#define R_IRQ_MASK0_RD__ata_dmaend__WIDTH 1
#define R_IRQ_MASK0_RD__ata_dmaend__active 1
#define R_IRQ_MASK0_RD__ata_dmaend__inactive 0
#define R_IRQ_MASK0_RD__irq_ext_vector_nr__BITNR 5
#define R_IRQ_MASK0_RD__irq_ext_vector_nr__WIDTH 1
#define R_IRQ_MASK0_RD__irq_ext_vector_nr__active 1
#define R_IRQ_MASK0_RD__irq_ext_vector_nr__inactive 0
#define R_IRQ_MASK0_RD__irq_int_vector_nr__BITNR 4
#define R_IRQ_MASK0_RD__irq_int_vector_nr__WIDTH 1
#define R_IRQ_MASK0_RD__irq_int_vector_nr__active 1
#define R_IRQ_MASK0_RD__irq_int_vector_nr__inactive 0
#define R_IRQ_MASK0_RD__ext_dma1__BITNR 3
#define R_IRQ_MASK0_RD__ext_dma1__WIDTH 1
#define R_IRQ_MASK0_RD__ext_dma1__active 1
#define R_IRQ_MASK0_RD__ext_dma1__inactive 0
#define R_IRQ_MASK0_RD__ext_dma0__BITNR 2
#define R_IRQ_MASK0_RD__ext_dma0__WIDTH 1
#define R_IRQ_MASK0_RD__ext_dma0__active 1
#define R_IRQ_MASK0_RD__ext_dma0__inactive 0
#define R_IRQ_MASK0_RD__timer1__BITNR 1
#define R_IRQ_MASK0_RD__timer1__WIDTH 1
#define R_IRQ_MASK0_RD__timer1__active 1
#define R_IRQ_MASK0_RD__timer1__inactive 0
#define R_IRQ_MASK0_RD__timer0__BITNR 0
#define R_IRQ_MASK0_RD__timer0__WIDTH 1
#define R_IRQ_MASK0_RD__timer0__active 1
#define R_IRQ_MASK0_RD__timer0__inactive 0

#define R_IRQ_MASK0_CLR (IO_TYPECAST_UDWORD 0xb00000c0)
#define R_IRQ_MASK0_CLR__nmi_pin__BITNR 31
#define R_IRQ_MASK0_CLR__nmi_pin__WIDTH 1
#define R_IRQ_MASK0_CLR__nmi_pin__clr 1
#define R_IRQ_MASK0_CLR__nmi_pin__nop 0
#define R_IRQ_MASK0_CLR__watchdog_nmi__BITNR 30
#define R_IRQ_MASK0_CLR__watchdog_nmi__WIDTH 1
#define R_IRQ_MASK0_CLR__watchdog_nmi__clr 1
#define R_IRQ_MASK0_CLR__watchdog_nmi__nop 0
#define R_IRQ_MASK0_CLR__sqe_test_error__BITNR 29
#define R_IRQ_MASK0_CLR__sqe_test_error__WIDTH 1
#define R_IRQ_MASK0_CLR__sqe_test_error__clr 1
#define R_IRQ_MASK0_CLR__sqe_test_error__nop 0
#define R_IRQ_MASK0_CLR__carrier_loss__BITNR 28
#define R_IRQ_MASK0_CLR__carrier_loss__WIDTH 1
#define R_IRQ_MASK0_CLR__carrier_loss__clr 1
#define R_IRQ_MASK0_CLR__carrier_loss__nop 0
#define R_IRQ_MASK0_CLR__deferred__BITNR 27
#define R_IRQ_MASK0_CLR__deferred__WIDTH 1
#define R_IRQ_MASK0_CLR__deferred__clr 1
#define R_IRQ_MASK0_CLR__deferred__nop 0
#define R_IRQ_MASK0_CLR__late_col__BITNR 26
#define R_IRQ_MASK0_CLR__late_col__WIDTH 1
#define R_IRQ_MASK0_CLR__late_col__clr 1
#define R_IRQ_MASK0_CLR__late_col__nop 0
#define R_IRQ_MASK0_CLR__multiple_col__BITNR 25
#define R_IRQ_MASK0_CLR__multiple_col__WIDTH 1
#define R_IRQ_MASK0_CLR__multiple_col__clr 1
#define R_IRQ_MASK0_CLR__multiple_col__nop 0
#define R_IRQ_MASK0_CLR__single_col__BITNR 24
#define R_IRQ_MASK0_CLR__single_col__WIDTH 1
#define R_IRQ_MASK0_CLR__single_col__clr 1
#define R_IRQ_MASK0_CLR__single_col__nop 0
#define R_IRQ_MASK0_CLR__congestion__BITNR 23
#define R_IRQ_MASK0_CLR__congestion__WIDTH 1
#define R_IRQ_MASK0_CLR__congestion__clr 1
#define R_IRQ_MASK0_CLR__congestion__nop 0
#define R_IRQ_MASK0_CLR__oversize__BITNR 22
#define R_IRQ_MASK0_CLR__oversize__WIDTH 1
#define R_IRQ_MASK0_CLR__oversize__clr 1
#define R_IRQ_MASK0_CLR__oversize__nop 0
#define R_IRQ_MASK0_CLR__alignment_error__BITNR 21
#define R_IRQ_MASK0_CLR__alignment_error__WIDTH 1
#define R_IRQ_MASK0_CLR__alignment_error__clr 1
#define R_IRQ_MASK0_CLR__alignment_error__nop 0
#define R_IRQ_MASK0_CLR__crc_error__BITNR 20
#define R_IRQ_MASK0_CLR__crc_error__WIDTH 1
#define R_IRQ_MASK0_CLR__crc_error__clr 1
#define R_IRQ_MASK0_CLR__crc_error__nop 0
#define R_IRQ_MASK0_CLR__overrun__BITNR 19
#define R_IRQ_MASK0_CLR__overrun__WIDTH 1
#define R_IRQ_MASK0_CLR__overrun__clr 1
#define R_IRQ_MASK0_CLR__overrun__nop 0
#define R_IRQ_MASK0_CLR__underrun__BITNR 18
#define R_IRQ_MASK0_CLR__underrun__WIDTH 1
#define R_IRQ_MASK0_CLR__underrun__clr 1
#define R_IRQ_MASK0_CLR__underrun__nop 0
#define R_IRQ_MASK0_CLR__excessive_col__BITNR 17
#define R_IRQ_MASK0_CLR__excessive_col__WIDTH 1
#define R_IRQ_MASK0_CLR__excessive_col__clr 1
#define R_IRQ_MASK0_CLR__excessive_col__nop 0
#define R_IRQ_MASK0_CLR__mdio__BITNR 16
#define R_IRQ_MASK0_CLR__mdio__WIDTH 1
#define R_IRQ_MASK0_CLR__mdio__clr 1
#define R_IRQ_MASK0_CLR__mdio__nop 0
#define R_IRQ_MASK0_CLR__ata_drq3__BITNR 15
#define R_IRQ_MASK0_CLR__ata_drq3__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_drq3__clr 1
#define R_IRQ_MASK0_CLR__ata_drq3__nop 0
#define R_IRQ_MASK0_CLR__ata_drq2__BITNR 14
#define R_IRQ_MASK0_CLR__ata_drq2__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_drq2__clr 1
#define R_IRQ_MASK0_CLR__ata_drq2__nop 0
#define R_IRQ_MASK0_CLR__ata_drq1__BITNR 13
#define R_IRQ_MASK0_CLR__ata_drq1__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_drq1__clr 1
#define R_IRQ_MASK0_CLR__ata_drq1__nop 0
#define R_IRQ_MASK0_CLR__ata_drq0__BITNR 12
#define R_IRQ_MASK0_CLR__ata_drq0__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_drq0__clr 1
#define R_IRQ_MASK0_CLR__ata_drq0__nop 0
#define R_IRQ_MASK0_CLR__par0_ecp_cmd__BITNR 11
#define R_IRQ_MASK0_CLR__par0_ecp_cmd__WIDTH 1
#define R_IRQ_MASK0_CLR__par0_ecp_cmd__clr 1
#define R_IRQ_MASK0_CLR__par0_ecp_cmd__nop 0
#define R_IRQ_MASK0_CLR__ata_irq3__BITNR 11
#define R_IRQ_MASK0_CLR__ata_irq3__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_irq3__clr 1
#define R_IRQ_MASK0_CLR__ata_irq3__nop 0
#define R_IRQ_MASK0_CLR__par0_peri__BITNR 10
#define R_IRQ_MASK0_CLR__par0_peri__WIDTH 1
#define R_IRQ_MASK0_CLR__par0_peri__clr 1
#define R_IRQ_MASK0_CLR__par0_peri__nop 0
#define R_IRQ_MASK0_CLR__ata_irq2__BITNR 10
#define R_IRQ_MASK0_CLR__ata_irq2__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_irq2__clr 1
#define R_IRQ_MASK0_CLR__ata_irq2__nop 0
#define R_IRQ_MASK0_CLR__par0_data__BITNR 9
#define R_IRQ_MASK0_CLR__par0_data__WIDTH 1
#define R_IRQ_MASK0_CLR__par0_data__clr 1
#define R_IRQ_MASK0_CLR__par0_data__nop 0
#define R_IRQ_MASK0_CLR__ata_irq1__BITNR 9
#define R_IRQ_MASK0_CLR__ata_irq1__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_irq1__clr 1
#define R_IRQ_MASK0_CLR__ata_irq1__nop 0
#define R_IRQ_MASK0_CLR__par0_ready__BITNR 8
#define R_IRQ_MASK0_CLR__par0_ready__WIDTH 1
#define R_IRQ_MASK0_CLR__par0_ready__clr 1
#define R_IRQ_MASK0_CLR__par0_ready__nop 0
#define R_IRQ_MASK0_CLR__ata_irq0__BITNR 8
#define R_IRQ_MASK0_CLR__ata_irq0__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_irq0__clr 1
#define R_IRQ_MASK0_CLR__ata_irq0__nop 0
#define R_IRQ_MASK0_CLR__mio__BITNR 8
#define R_IRQ_MASK0_CLR__mio__WIDTH 1
#define R_IRQ_MASK0_CLR__mio__clr 1
#define R_IRQ_MASK0_CLR__mio__nop 0
#define R_IRQ_MASK0_CLR__scsi0__BITNR 8
#define R_IRQ_MASK0_CLR__scsi0__WIDTH 1
#define R_IRQ_MASK0_CLR__scsi0__clr 1
#define R_IRQ_MASK0_CLR__scsi0__nop 0
#define R_IRQ_MASK0_CLR__ata_dmaend__BITNR 7
#define R_IRQ_MASK0_CLR__ata_dmaend__WIDTH 1
#define R_IRQ_MASK0_CLR__ata_dmaend__clr 1
#define R_IRQ_MASK0_CLR__ata_dmaend__nop 0
#define R_IRQ_MASK0_CLR__irq_ext_vector_nr__BITNR 5
#define R_IRQ_MASK0_CLR__irq_ext_vector_nr__WIDTH 1
#define R_IRQ_MASK0_CLR__irq_ext_vector_nr__clr 1
#define R_IRQ_MASK0_CLR__irq_ext_vector_nr__nop 0
#define R_IRQ_MASK0_CLR__irq_int_vector_nr__BITNR 4
#define R_IRQ_MASK0_CLR__irq_int_vector_nr__WIDTH 1
#define R_IRQ_MASK0_CLR__irq_int_vector_nr__clr 1
#define R_IRQ_MASK0_CLR__irq_int_vector_nr__nop 0
#define R_IRQ_MASK0_CLR__ext_dma1__BITNR 3
#define R_IRQ_MASK0_CLR__ext_dma1__WIDTH 1
#define R_IRQ_MASK0_CLR__ext_dma1__clr 1
#define R_IRQ_MASK0_CLR__ext_dma1__nop 0
#define R_IRQ_MASK0_CLR__ext_dma0__BITNR 2
#define R_IRQ_MASK0_CLR__ext_dma0__WIDTH 1
#define R_IRQ_MASK0_CLR__ext_dma0__clr 1
#define R_IRQ_MASK0_CLR__ext_dma0__nop 0
#define R_IRQ_MASK0_CLR__timer1__BITNR 1
#define R_IRQ_MASK0_CLR__timer1__WIDTH 1
#define R_IRQ_MASK0_CLR__timer1__clr 1
#define R_IRQ_MASK0_CLR__timer1__nop 0
#define R_IRQ_MASK0_CLR__timer0__BITNR 0
#define R_IRQ_MASK0_CLR__timer0__WIDTH 1
#define R_IRQ_MASK0_CLR__timer0__clr 1
#define R_IRQ_MASK0_CLR__timer0__nop 0

#define R_IRQ_READ0 (IO_TYPECAST_RO_UDWORD 0xb00000c4)
#define R_IRQ_READ0__nmi_pin__BITNR 31
#define R_IRQ_READ0__nmi_pin__WIDTH 1
#define R_IRQ_READ0__nmi_pin__active 1
#define R_IRQ_READ0__nmi_pin__inactive 0
#define R_IRQ_READ0__watchdog_nmi__BITNR 30
#define R_IRQ_READ0__watchdog_nmi__WIDTH 1
#define R_IRQ_READ0__watchdog_nmi__active 1
#define R_IRQ_READ0__watchdog_nmi__inactive 0
#define R_IRQ_READ0__sqe_test_error__BITNR 29
#define R_IRQ_READ0__sqe_test_error__WIDTH 1
#define R_IRQ_READ0__sqe_test_error__active 1
#define R_IRQ_READ0__sqe_test_error__inactive 0
#define R_IRQ_READ0__carrier_loss__BITNR 28
#define R_IRQ_READ0__carrier_loss__WIDTH 1
#define R_IRQ_READ0__carrier_loss__active 1
#define R_IRQ_READ0__carrier_loss__inactive 0
#define R_IRQ_READ0__deferred__BITNR 27
#define R_IRQ_READ0__deferred__WIDTH 1
#define R_IRQ_READ0__deferred__active 1
#define R_IRQ_READ0__deferred__inactive 0
#define R_IRQ_READ0__late_col__BITNR 26
#define R_IRQ_READ0__late_col__WIDTH 1
#define R_IRQ_READ0__late_col__active 1
#define R_IRQ_READ0__late_col__inactive 0
#define R_IRQ_READ0__multiple_col__BITNR 25
#define R_IRQ_READ0__multiple_col__WIDTH 1
#define R_IRQ_READ0__multiple_col__active 1
#define R_IRQ_READ0__multiple_col__inactive 0
#define R_IRQ_READ0__single_col__BITNR 24
#define R_IRQ_READ0__single_col__WIDTH 1
#define R_IRQ_READ0__single_col__active 1
#define R_IRQ_READ0__single_col__inactive 0
#define R_IRQ_READ0__congestion__BITNR 23
#define R_IRQ_READ0__congestion__WIDTH 1
#define R_IRQ_READ0__congestion__active 1
#define R_IRQ_READ0__congestion__inactive 0
#define R_IRQ_READ0__oversize__BITNR 22
#define R_IRQ_READ0__oversize__WIDTH 1
#define R_IRQ_READ0__oversize__active 1
#define R_IRQ_READ0__oversize__inactive 0
#define R_IRQ_READ0__alignment_error__BITNR 21
#define R_IRQ_READ0__alignment_error__WIDTH 1
#define R_IRQ_READ0__alignment_error__active 1
#define R_IRQ_READ0__alignment_error__inactive 0
#define R_IRQ_READ0__crc_error__BITNR 20
#define R_IRQ_READ0__crc_error__WIDTH 1
#define R_IRQ_READ0__crc_error__active 1
#define R_IRQ_READ0__crc_error__inactive 0
#define R_IRQ_READ0__overrun__BITNR 19
#define R_IRQ_READ0__overrun__WIDTH 1
#define R_IRQ_READ0__overrun__active 1
#define R_IRQ_READ0__overrun__inactive 0
#define R_IRQ_READ0__underrun__BITNR 18
#define R_IRQ_READ0__underrun__WIDTH 1
#define R_IRQ_READ0__underrun__active 1
#define R_IRQ_READ0__underrun__inactive 0
#define R_IRQ_READ0__excessive_col__BITNR 17
#define R_IRQ_READ0__excessive_col__WIDTH 1
#define R_IRQ_READ0__excessive_col__active 1
#define R_IRQ_READ0__excessive_col__inactive 0
#define R_IRQ_READ0__mdio__BITNR 16
#define R_IRQ_READ0__mdio__WIDTH 1
#define R_IRQ_READ0__mdio__active 1
#define R_IRQ_READ0__mdio__inactive 0
#define R_IRQ_READ0__ata_drq3__BITNR 15
#define R_IRQ_READ0__ata_drq3__WIDTH 1
#define R_IRQ_READ0__ata_drq3__active 1
#define R_IRQ_READ0__ata_drq3__inactive 0
#define R_IRQ_READ0__ata_drq2__BITNR 14
#define R_IRQ_READ0__ata_drq2__WIDTH 1
#define R_IRQ_READ0__ata_drq2__active 1
#define R_IRQ_READ0__ata_drq2__inactive 0
#define R_IRQ_READ0__ata_drq1__BITNR 13
#define R_IRQ_READ0__ata_drq1__WIDTH 1
#define R_IRQ_READ0__ata_drq1__active 1
#define R_IRQ_READ0__ata_drq1__inactive 0
#define R_IRQ_READ0__ata_drq0__BITNR 12
#define R_IRQ_READ0__ata_drq0__WIDTH 1
#define R_IRQ_READ0__ata_drq0__active 1
#define R_IRQ_READ0__ata_drq0__inactive 0
#define R_IRQ_READ0__par0_ecp_cmd__BITNR 11
#define R_IRQ_READ0__par0_ecp_cmd__WIDTH 1
#define R_IRQ_READ0__par0_ecp_cmd__active 1
#define R_IRQ_READ0__par0_ecp_cmd__inactive 0
#define R_IRQ_READ0__ata_irq3__BITNR 11
#define R_IRQ_READ0__ata_irq3__WIDTH 1
#define R_IRQ_READ0__ata_irq3__active 1
#define R_IRQ_READ0__ata_irq3__inactive 0
#define R_IRQ_READ0__par0_peri__BITNR 10
#define R_IRQ_READ0__par0_peri__WIDTH 1
#define R_IRQ_READ0__par0_peri__active 1
#define R_IRQ_READ0__par0_peri__inactive 0
#define R_IRQ_READ0__ata_irq2__BITNR 10
#define R_IRQ_READ0__ata_irq2__WIDTH 1
#define R_IRQ_READ0__ata_irq2__active 1
#define R_IRQ_READ0__ata_irq2__inactive 0
#define R_IRQ_READ0__par0_data__BITNR 9
#define R_IRQ_READ0__par0_data__WIDTH 1
#define R_IRQ_READ0__par0_data__active 1
#define R_IRQ_READ0__par0_data__inactive 0
#define R_IRQ_READ0__ata_irq1__BITNR 9
#define R_IRQ_READ0__ata_irq1__WIDTH 1
#define R_IRQ_READ0__ata_irq1__active 1
#define R_IRQ_READ0__ata_irq1__inactive 0
#define R_IRQ_READ0__par0_ready__BITNR 8
#define R_IRQ_READ0__par0_ready__WIDTH 1
#define R_IRQ_READ0__par0_ready__active 1
#define R_IRQ_READ0__par0_ready__inactive 0
#define R_IRQ_READ0__ata_irq0__BITNR 8
#define R_IRQ_READ0__ata_irq0__WIDTH 1
#define R_IRQ_READ0__ata_irq0__active 1
#define R_IRQ_READ0__ata_irq0__inactive 0
#define R_IRQ_READ0__mio__BITNR 8
#define R_IRQ_READ0__mio__WIDTH 1
#define R_IRQ_READ0__mio__active 1
#define R_IRQ_READ0__mio__inactive 0
#define R_IRQ_READ0__scsi0__BITNR 8
#define R_IRQ_READ0__scsi0__WIDTH 1
#define R_IRQ_READ0__scsi0__active 1
#define R_IRQ_READ0__scsi0__inactive 0
#define R_IRQ_READ0__ata_dmaend__BITNR 7
#define R_IRQ_READ0__ata_dmaend__WIDTH 1
#define R_IRQ_READ0__ata_dmaend__active 1
#define R_IRQ_READ0__ata_dmaend__inactive 0
#define R_IRQ_READ0__irq_ext_vector_nr__BITNR 5
#define R_IRQ_READ0__irq_ext_vector_nr__WIDTH 1
#define R_IRQ_READ0__irq_ext_vector_nr__active 1
#define R_IRQ_READ0__irq_ext_vector_nr__inactive 0
#define R_IRQ_READ0__irq_int_vector_nr__BITNR 4
#define R_IRQ_READ0__irq_int_vector_nr__WIDTH 1
#define R_IRQ_READ0__irq_int_vector_nr__active 1
#define R_IRQ_READ0__irq_int_vector_nr__inactive 0
#define R_IRQ_READ0__ext_dma1__BITNR 3
#define R_IRQ_READ0__ext_dma1__WIDTH 1
#define R_IRQ_READ0__ext_dma1__active 1
#define R_IRQ_READ0__ext_dma1__inactive 0
#define R_IRQ_READ0__ext_dma0__BITNR 2
#define R_IRQ_READ0__ext_dma0__WIDTH 1
#define R_IRQ_READ0__ext_dma0__active 1
#define R_IRQ_READ0__ext_dma0__inactive 0
#define R_IRQ_READ0__timer1__BITNR 1
#define R_IRQ_READ0__timer1__WIDTH 1
#define R_IRQ_READ0__timer1__active 1
#define R_IRQ_READ0__timer1__inactive 0
#define R_IRQ_READ0__timer0__BITNR 0
#define R_IRQ_READ0__timer0__WIDTH 1
#define R_IRQ_READ0__timer0__active 1
#define R_IRQ_READ0__timer0__inactive 0

#define R_IRQ_MASK0_SET (IO_TYPECAST_UDWORD 0xb00000c4)
#define R_IRQ_MASK0_SET__nmi_pin__BITNR 31
#define R_IRQ_MASK0_SET__nmi_pin__WIDTH 1
#define R_IRQ_MASK0_SET__nmi_pin__set 1
#define R_IRQ_MASK0_SET__nmi_pin__nop 0
#define R_IRQ_MASK0_SET__watchdog_nmi__BITNR 30
#define R_IRQ_MASK0_SET__watchdog_nmi__WIDTH 1
#define R_IRQ_MASK0_SET__watchdog_nmi__set 1
#define R_IRQ_MASK0_SET__watchdog_nmi__nop 0
#define R_IRQ_MASK0_SET__sqe_test_error__BITNR 29
#define R_IRQ_MASK0_SET__sqe_test_error__WIDTH 1
#define R_IRQ_MASK0_SET__sqe_test_error__set 1
#define R_IRQ_MASK0_SET__sqe_test_error__nop 0
#define R_IRQ_MASK0_SET__carrier_loss__BITNR 28
#define R_IRQ_MASK0_SET__carrier_loss__WIDTH 1
#define R_IRQ_MASK0_SET__carrier_loss__set 1
#define R_IRQ_MASK0_SET__carrier_loss__nop 0
#define R_IRQ_MASK0_SET__deferred__BITNR 27
#define R_IRQ_MASK0_SET__deferred__WIDTH 1
#define R_IRQ_MASK0_SET__deferred__set 1
#define R_IRQ_MASK0_SET__deferred__nop 0
#define R_IRQ_MASK0_SET__late_col__BITNR 26
#define R_IRQ_MASK0_SET__late_col__WIDTH 1
#define R_IRQ_MASK0_SET__late_col__set 1
#define R_IRQ_MASK0_SET__late_col__nop 0
#define R_IRQ_MASK0_SET__multiple_col__BITNR 25
#define R_IRQ_MASK0_SET__multiple_col__WIDTH 1
#define R_IRQ_MASK0_SET__multiple_col__set 1
#define R_IRQ_MASK0_SET__multiple_col__nop 0
#define R_IRQ_MASK0_SET__single_col__BITNR 24
#define R_IRQ_MASK0_SET__single_col__WIDTH 1
#define R_IRQ_MASK0_SET__single_col__set 1
#define R_IRQ_MASK0_SET__single_col__nop 0
#define R_IRQ_MASK0_SET__congestion__BITNR 23
#define R_IRQ_MASK0_SET__congestion__WIDTH 1
#define R_IRQ_MASK0_SET__congestion__set 1
#define R_IRQ_MASK0_SET__congestion__nop 0
#define R_IRQ_MASK0_SET__oversize__BITNR 22
#define R_IRQ_MASK0_SET__oversize__WIDTH 1
#define R_IRQ_MASK0_SET__oversize__set 1
#define R_IRQ_MASK0_SET__oversize__nop 0
#define R_IRQ_MASK0_SET__alignment_error__BITNR 21
#define R_IRQ_MASK0_SET__alignment_error__WIDTH 1
#define R_IRQ_MASK0_SET__alignment_error__set 1
#define R_IRQ_MASK0_SET__alignment_error__nop 0
#define R_IRQ_MASK0_SET__crc_error__BITNR 20
#define R_IRQ_MASK0_SET__crc_error__WIDTH 1
#define R_IRQ_MASK0_SET__crc_error__set 1
#define R_IRQ_MASK0_SET__crc_error__nop 0
#define R_IRQ_MASK0_SET__overrun__BITNR 19
#define R_IRQ_MASK0_SET__overrun__WIDTH 1
#define R_IRQ_MASK0_SET__overrun__set 1
#define R_IRQ_MASK0_SET__overrun__nop 0
#define R_IRQ_MASK0_SET__underrun__BITNR 18
#define R_IRQ_MASK0_SET__underrun__WIDTH 1
#define R_IRQ_MASK0_SET__underrun__set 1
#define R_IRQ_MASK0_SET__underrun__nop 0
#define R_IRQ_MASK0_SET__excessive_col__BITNR 17
#define R_IRQ_MASK0_SET__excessive_col__WIDTH 1
#define R_IRQ_MASK0_SET__excessive_col__set 1
#define R_IRQ_MASK0_SET__excessive_col__nop 0
#define R_IRQ_MASK0_SET__mdio__BITNR 16
#define R_IRQ_MASK0_SET__mdio__WIDTH 1
#define R_IRQ_MASK0_SET__mdio__set 1
#define R_IRQ_MASK0_SET__mdio__nop 0
#define R_IRQ_MASK0_SET__ata_drq3__BITNR 15
#define R_IRQ_MASK0_SET__ata_drq3__WIDTH 1
#define R_IRQ_MASK0_SET__ata_drq3__set 1
#define R_IRQ_MASK0_SET__ata_drq3__nop 0
#define R_IRQ_MASK0_SET__ata_drq2__BITNR 14
#define R_IRQ_MASK0_SET__ata_drq2__WIDTH 1
#define R_IRQ_MASK0_SET__ata_drq2__set 1
#define R_IRQ_MASK0_SET__ata_drq2__nop 0
#define R_IRQ_MASK0_SET__ata_drq1__BITNR 13
#define R_IRQ_MASK0_SET__ata_drq1__WIDTH 1
#define R_IRQ_MASK0_SET__ata_drq1__set 1
#define R_IRQ_MASK0_SET__ata_drq1__nop 0
#define R_IRQ_MASK0_SET__ata_drq0__BITNR 12
#define R_IRQ_MASK0_SET__ata_drq0__WIDTH 1
#define R_IRQ_MASK0_SET__ata_drq0__set 1
#define R_IRQ_MASK0_SET__ata_drq0__nop 0
#define R_IRQ_MASK0_SET__par0_ecp_cmd__BITNR 11
#define R_IRQ_MASK0_SET__par0_ecp_cmd__WIDTH 1
#define R_IRQ_MASK0_SET__par0_ecp_cmd__set 1
#define R_IRQ_MASK0_SET__par0_ecp_cmd__nop 0
#define R_IRQ_MASK0_SET__ata_irq3__BITNR 11
#define R_IRQ_MASK0_SET__ata_irq3__WIDTH 1
#define R_IRQ_MASK0_SET__ata_irq3__set 1
#define R_IRQ_MASK0_SET__ata_irq3__nop 0
#define R_IRQ_MASK0_SET__par0_peri__BITNR 10
#define R_IRQ_MASK0_SET__par0_peri__WIDTH 1
#define R_IRQ_MASK0_SET__par0_peri__set 1
#define R_IRQ_MASK0_SET__par0_peri__nop 0
#define R_IRQ_MASK0_SET__ata_irq2__BITNR 10
#define R_IRQ_MASK0_SET__ata_irq2__WIDTH 1
#define R_IRQ_MASK0_SET__ata_irq2__set 1
#define R_IRQ_MASK0_SET__ata_irq2__nop 0
#define R_IRQ_MASK0_SET__par0_data__BITNR 9
#define R_IRQ_MASK0_SET__par0_data__WIDTH 1
#define R_IRQ_MASK0_SET__par0_data__set 1
#define R_IRQ_MASK0_SET__par0_data__nop 0
#define R_IRQ_MASK0_SET__ata_irq1__BITNR 9
#define R_IRQ_MASK0_SET__ata_irq1__WIDTH 1
#define R_IRQ_MASK0_SET__ata_irq1__set 1
#define R_IRQ_MASK0_SET__ata_irq1__nop 0
#define R_IRQ_MASK0_SET__par0_ready__BITNR 8
#define R_IRQ_MASK0_SET__par0_ready__WIDTH 1
#define R_IRQ_MASK0_SET__par0_ready__set 1
#define R_IRQ_MASK0_SET__par0_ready__nop 0
#define R_IRQ_MASK0_SET__ata_irq0__BITNR 8
#define R_IRQ_MASK0_SET__ata_irq0__WIDTH 1
#define R_IRQ_MASK0_SET__ata_irq0__set 1
#define R_IRQ_MASK0_SET__ata_irq0__nop 0
#define R_IRQ_MASK0_SET__mio__BITNR 8
#define R_IRQ_MASK0_SET__mio__WIDTH 1
#define R_IRQ_MASK0_SET__mio__set 1
#define R_IRQ_MASK0_SET__mio__nop 0
#define R_IRQ_MASK0_SET__scsi0__BITNR 8
#define R_IRQ_MASK0_SET__scsi0__WIDTH 1
#define R_IRQ_MASK0_SET__scsi0__set 1
#define R_IRQ_MASK0_SET__scsi0__nop 0
#define R_IRQ_MASK0_SET__ata_dmaend__BITNR 7
#define R_IRQ_MASK0_SET__ata_dmaend__WIDTH 1
#define R_IRQ_MASK0_SET__ata_dmaend__set 1
#define R_IRQ_MASK0_SET__ata_dmaend__nop 0
#define R_IRQ_MASK0_SET__irq_ext_vector_nr__BITNR 5
#define R_IRQ_MASK0_SET__irq_ext_vector_nr__WIDTH 1
#define R_IRQ_MASK0_SET__irq_ext_vector_nr__set 1
#define R_IRQ_MASK0_SET__irq_ext_vector_nr__nop 0
#define R_IRQ_MASK0_SET__irq_int_vector_nr__BITNR 4
#define R_IRQ_MASK0_SET__irq_int_vector_nr__WIDTH 1
#define R_IRQ_MASK0_SET__irq_int_vector_nr__set 1
#define R_IRQ_MASK0_SET__irq_int_vector_nr__nop 0
#define R_IRQ_MASK0_SET__ext_dma1__BITNR 3
#define R_IRQ_MASK0_SET__ext_dma1__WIDTH 1
#define R_IRQ_MASK0_SET__ext_dma1__set 1
#define R_IRQ_MASK0_SET__ext_dma1__nop 0
#define R_IRQ_MASK0_SET__ext_dma0__BITNR 2
#define R_IRQ_MASK0_SET__ext_dma0__WIDTH 1
#define R_IRQ_MASK0_SET__ext_dma0__set 1
#define R_IRQ_MASK0_SET__ext_dma0__nop 0
#define R_IRQ_MASK0_SET__timer1__BITNR 1
#define R_IRQ_MASK0_SET__timer1__WIDTH 1
#define R_IRQ_MASK0_SET__timer1__set 1
#define R_IRQ_MASK0_SET__timer1__nop 0
#define R_IRQ_MASK0_SET__timer0__BITNR 0
#define R_IRQ_MASK0_SET__timer0__WIDTH 1
#define R_IRQ_MASK0_SET__timer0__set 1
#define R_IRQ_MASK0_SET__timer0__nop 0

#define R_IRQ_MASK1_RD (IO_TYPECAST_RO_UDWORD 0xb00000c8)
#define R_IRQ_MASK1_RD__sw_int7__BITNR 31
#define R_IRQ_MASK1_RD__sw_int7__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int7__active 1
#define R_IRQ_MASK1_RD__sw_int7__inactive 0
#define R_IRQ_MASK1_RD__sw_int6__BITNR 30
#define R_IRQ_MASK1_RD__sw_int6__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int6__active 1
#define R_IRQ_MASK1_RD__sw_int6__inactive 0
#define R_IRQ_MASK1_RD__sw_int5__BITNR 29
#define R_IRQ_MASK1_RD__sw_int5__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int5__active 1
#define R_IRQ_MASK1_RD__sw_int5__inactive 0
#define R_IRQ_MASK1_RD__sw_int4__BITNR 28
#define R_IRQ_MASK1_RD__sw_int4__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int4__active 1
#define R_IRQ_MASK1_RD__sw_int4__inactive 0
#define R_IRQ_MASK1_RD__sw_int3__BITNR 27
#define R_IRQ_MASK1_RD__sw_int3__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int3__active 1
#define R_IRQ_MASK1_RD__sw_int3__inactive 0
#define R_IRQ_MASK1_RD__sw_int2__BITNR 26
#define R_IRQ_MASK1_RD__sw_int2__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int2__active 1
#define R_IRQ_MASK1_RD__sw_int2__inactive 0
#define R_IRQ_MASK1_RD__sw_int1__BITNR 25
#define R_IRQ_MASK1_RD__sw_int1__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int1__active 1
#define R_IRQ_MASK1_RD__sw_int1__inactive 0
#define R_IRQ_MASK1_RD__sw_int0__BITNR 24
#define R_IRQ_MASK1_RD__sw_int0__WIDTH 1
#define R_IRQ_MASK1_RD__sw_int0__active 1
#define R_IRQ_MASK1_RD__sw_int0__inactive 0
#define R_IRQ_MASK1_RD__par1_ecp_cmd__BITNR 19
#define R_IRQ_MASK1_RD__par1_ecp_cmd__WIDTH 1
#define R_IRQ_MASK1_RD__par1_ecp_cmd__active 1
#define R_IRQ_MASK1_RD__par1_ecp_cmd__inactive 0
#define R_IRQ_MASK1_RD__par1_peri__BITNR 18
#define R_IRQ_MASK1_RD__par1_peri__WIDTH 1
#define R_IRQ_MASK1_RD__par1_peri__active 1
#define R_IRQ_MASK1_RD__par1_peri__inactive 0
#define R_IRQ_MASK1_RD__par1_data__BITNR 17
#define R_IRQ_MASK1_RD__par1_data__WIDTH 1
#define R_IRQ_MASK1_RD__par1_data__active 1
#define R_IRQ_MASK1_RD__par1_data__inactive 0
#define R_IRQ_MASK1_RD__par1_ready__BITNR 16
#define R_IRQ_MASK1_RD__par1_ready__WIDTH 1
#define R_IRQ_MASK1_RD__par1_ready__active 1
#define R_IRQ_MASK1_RD__par1_ready__inactive 0
#define R_IRQ_MASK1_RD__scsi1__BITNR 16
#define R_IRQ_MASK1_RD__scsi1__WIDTH 1
#define R_IRQ_MASK1_RD__scsi1__active 1
#define R_IRQ_MASK1_RD__scsi1__inactive 0
#define R_IRQ_MASK1_RD__ser3_ready__BITNR 15
#define R_IRQ_MASK1_RD__ser3_ready__WIDTH 1
#define R_IRQ_MASK1_RD__ser3_ready__active 1
#define R_IRQ_MASK1_RD__ser3_ready__inactive 0
#define R_IRQ_MASK1_RD__ser3_data__BITNR 14
#define R_IRQ_MASK1_RD__ser3_data__WIDTH 1
#define R_IRQ_MASK1_RD__ser3_data__active 1
#define R_IRQ_MASK1_RD__ser3_data__inactive 0
#define R_IRQ_MASK1_RD__ser2_ready__BITNR 13
#define R_IRQ_MASK1_RD__ser2_ready__WIDTH 1
#define R_IRQ_MASK1_RD__ser2_ready__active 1
#define R_IRQ_MASK1_RD__ser2_ready__inactive 0
#define R_IRQ_MASK1_RD__ser2_data__BITNR 12
#define R_IRQ_MASK1_RD__ser2_data__WIDTH 1
#define R_IRQ_MASK1_RD__ser2_data__active 1
#define R_IRQ_MASK1_RD__ser2_data__inactive 0
#define R_IRQ_MASK1_RD__ser1_ready__BITNR 11
#define R_IRQ_MASK1_RD__ser1_ready__WIDTH 1
#define R_IRQ_MASK1_RD__ser1_ready__active 1
#define R_IRQ_MASK1_RD__ser1_ready__inactive 0
#define R_IRQ_MASK1_RD__ser1_data__BITNR 10
#define R_IRQ_MASK1_RD__ser1_data__WIDTH 1
#define R_IRQ_MASK1_RD__ser1_data__active 1
#define R_IRQ_MASK1_RD__ser1_data__inactive 0
#define R_IRQ_MASK1_RD__ser0_ready__BITNR 9
#define R_IRQ_MASK1_RD__ser0_ready__WIDTH 1
#define R_IRQ_MASK1_RD__ser0_ready__active 1
#define R_IRQ_MASK1_RD__ser0_ready__inactive 0
#define R_IRQ_MASK1_RD__ser0_data__BITNR 8
#define R_IRQ_MASK1_RD__ser0_data__WIDTH 1
#define R_IRQ_MASK1_RD__ser0_data__active 1
#define R_IRQ_MASK1_RD__ser0_data__inactive 0
#define R_IRQ_MASK1_RD__pa7__BITNR 7
#define R_IRQ_MASK1_RD__pa7__WIDTH 1
#define R_IRQ_MASK1_RD__pa7__active 1
#define R_IRQ_MASK1_RD__pa7__inactive 0
#define R_IRQ_MASK1_RD__pa6__BITNR 6
#define R_IRQ_MASK1_RD__pa6__WIDTH 1
#define R_IRQ_MASK1_RD__pa6__active 1
#define R_IRQ_MASK1_RD__pa6__inactive 0
#define R_IRQ_MASK1_RD__pa5__BITNR 5
#define R_IRQ_MASK1_RD__pa5__WIDTH 1
#define R_IRQ_MASK1_RD__pa5__active 1
#define R_IRQ_MASK1_RD__pa5__inactive 0
#define R_IRQ_MASK1_RD__pa4__BITNR 4
#define R_IRQ_MASK1_RD__pa4__WIDTH 1
#define R_IRQ_MASK1_RD__pa4__active 1
#define R_IRQ_MASK1_RD__pa4__inactive 0
#define R_IRQ_MASK1_RD__pa3__BITNR 3
#define R_IRQ_MASK1_RD__pa3__WIDTH 1
#define R_IRQ_MASK1_RD__pa3__active 1
#define R_IRQ_MASK1_RD__pa3__inactive 0
#define R_IRQ_MASK1_RD__pa2__BITNR 2
#define R_IRQ_MASK1_RD__pa2__WIDTH 1
#define R_IRQ_MASK1_RD__pa2__active 1
#define R_IRQ_MASK1_RD__pa2__inactive 0
#define R_IRQ_MASK1_RD__pa1__BITNR 1
#define R_IRQ_MASK1_RD__pa1__WIDTH 1
#define R_IRQ_MASK1_RD__pa1__active 1
#define R_IRQ_MASK1_RD__pa1__inactive 0
#define R_IRQ_MASK1_RD__pa0__BITNR 0
#define R_IRQ_MASK1_RD__pa0__WIDTH 1
#define R_IRQ_MASK1_RD__pa0__active 1
#define R_IRQ_MASK1_RD__pa0__inactive 0

#define R_IRQ_MASK1_CLR (IO_TYPECAST_UDWORD 0xb00000c8)
#define R_IRQ_MASK1_CLR__sw_int7__BITNR 31
#define R_IRQ_MASK1_CLR__sw_int7__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int7__clr 1
#define R_IRQ_MASK1_CLR__sw_int7__nop 0
#define R_IRQ_MASK1_CLR__sw_int6__BITNR 30
#define R_IRQ_MASK1_CLR__sw_int6__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int6__clr 1
#define R_IRQ_MASK1_CLR__sw_int6__nop 0
#define R_IRQ_MASK1_CLR__sw_int5__BITNR 29
#define R_IRQ_MASK1_CLR__sw_int5__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int5__clr 1
#define R_IRQ_MASK1_CLR__sw_int5__nop 0
#define R_IRQ_MASK1_CLR__sw_int4__BITNR 28
#define R_IRQ_MASK1_CLR__sw_int4__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int4__clr 1
#define R_IRQ_MASK1_CLR__sw_int4__nop 0
#define R_IRQ_MASK1_CLR__sw_int3__BITNR 27
#define R_IRQ_MASK1_CLR__sw_int3__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int3__clr 1
#define R_IRQ_MASK1_CLR__sw_int3__nop 0
#define R_IRQ_MASK1_CLR__sw_int2__BITNR 26
#define R_IRQ_MASK1_CLR__sw_int2__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int2__clr 1
#define R_IRQ_MASK1_CLR__sw_int2__nop 0
#define R_IRQ_MASK1_CLR__sw_int1__BITNR 25
#define R_IRQ_MASK1_CLR__sw_int1__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int1__clr 1
#define R_IRQ_MASK1_CLR__sw_int1__nop 0
#define R_IRQ_MASK1_CLR__sw_int0__BITNR 24
#define R_IRQ_MASK1_CLR__sw_int0__WIDTH 1
#define R_IRQ_MASK1_CLR__sw_int0__clr 1
#define R_IRQ_MASK1_CLR__sw_int0__nop 0
#define R_IRQ_MASK1_CLR__par1_ecp_cmd__BITNR 19
#define R_IRQ_MASK1_CLR__par1_ecp_cmd__WIDTH 1
#define R_IRQ_MASK1_CLR__par1_ecp_cmd__clr 1
#define R_IRQ_MASK1_CLR__par1_ecp_cmd__nop 0
#define R_IRQ_MASK1_CLR__par1_peri__BITNR 18
#define R_IRQ_MASK1_CLR__par1_peri__WIDTH 1
#define R_IRQ_MASK1_CLR__par1_peri__clr 1
#define R_IRQ_MASK1_CLR__par1_peri__nop 0
#define R_IRQ_MASK1_CLR__par1_data__BITNR 17
#define R_IRQ_MASK1_CLR__par1_data__WIDTH 1
#define R_IRQ_MASK1_CLR__par1_data__clr 1
#define R_IRQ_MASK1_CLR__par1_data__nop 0
#define R_IRQ_MASK1_CLR__par1_ready__BITNR 16
#define R_IRQ_MASK1_CLR__par1_ready__WIDTH 1
#define R_IRQ_MASK1_CLR__par1_ready__clr 1
#define R_IRQ_MASK1_CLR__par1_ready__nop 0
#define R_IRQ_MASK1_CLR__scsi1__BITNR 16
#define R_IRQ_MASK1_CLR__scsi1__WIDTH 1
#define R_IRQ_MASK1_CLR__scsi1__clr 1
#define R_IRQ_MASK1_CLR__scsi1__nop 0
#define R_IRQ_MASK1_CLR__ser3_ready__BITNR 15
#define R_IRQ_MASK1_CLR__ser3_ready__WIDTH 1
#define R_IRQ_MASK1_CLR__ser3_ready__clr 1
#define R_IRQ_MASK1_CLR__ser3_ready__nop 0
#define R_IRQ_MASK1_CLR__ser3_data__BITNR 14
#define R_IRQ_MASK1_CLR__ser3_data__WIDTH 1
#define R_IRQ_MASK1_CLR__ser3_data__clr 1
#define R_IRQ_MASK1_CLR__ser3_data__nop 0
#define R_IRQ_MASK1_CLR__ser2_ready__BITNR 13
#define R_IRQ_MASK1_CLR__ser2_ready__WIDTH 1
#define R_IRQ_MASK1_CLR__ser2_ready__clr 1
#define R_IRQ_MASK1_CLR__ser2_ready__nop 0
#define R_IRQ_MASK1_CLR__ser2_data__BITNR 12
#define R_IRQ_MASK1_CLR__ser2_data__WIDTH 1
#define R_IRQ_MASK1_CLR__ser2_data__clr 1
#define R_IRQ_MASK1_CLR__ser2_data__nop 0
#define R_IRQ_MASK1_CLR__ser1_ready__BITNR 11
#define R_IRQ_MASK1_CLR__ser1_ready__WIDTH 1
#define R_IRQ_MASK1_CLR__ser1_ready__clr 1
#define R_IRQ_MASK1_CLR__ser1_ready__nop 0
#define R_IRQ_MASK1_CLR__ser1_data__BITNR 10
#define R_IRQ_MASK1_CLR__ser1_data__WIDTH 1
#define R_IRQ_MASK1_CLR__ser1_data__clr 1
#define R_IRQ_MASK1_CLR__ser1_data__nop 0
#define R_IRQ_MASK1_CLR__ser0_ready__BITNR 9
#define R_IRQ_MASK1_CLR__ser0_ready__WIDTH 1
#define R_IRQ_MASK1_CLR__ser0_ready__clr 1
#define R_IRQ_MASK1_CLR__ser0_ready__nop 0
#define R_IRQ_MASK1_CLR__ser0_data__BITNR 8
#define R_IRQ_MASK1_CLR__ser0_data__WIDTH 1
#define R_IRQ_MASK1_CLR__ser0_data__clr 1
#define R_IRQ_MASK1_CLR__ser0_data__nop 0
#define R_IRQ_MASK1_CLR__pa7__BITNR 7
#define R_IRQ_MASK1_CLR__pa7__WIDTH 1
#define R_IRQ_MASK1_CLR__pa7__clr 1
#define R_IRQ_MASK1_CLR__pa7__nop 0
#define R_IRQ_MASK1_CLR__pa6__BITNR 6
#define R_IRQ_MASK1_CLR__pa6__WIDTH 1
#define R_IRQ_MASK1_CLR__pa6__clr 1
#define R_IRQ_MASK1_CLR__pa6__nop 0
#define R_IRQ_MASK1_CLR__pa5__BITNR 5
#define R_IRQ_MASK1_CLR__pa5__WIDTH 1
#define R_IRQ_MASK1_CLR__pa5__clr 1
#define R_IRQ_MASK1_CLR__pa5__nop 0
#define R_IRQ_MASK1_CLR__pa4__BITNR 4
#define R_IRQ_MASK1_CLR__pa4__WIDTH 1
#define R_IRQ_MASK1_CLR__pa4__clr 1
#define R_IRQ_MASK1_CLR__pa4__nop 0
#define R_IRQ_MASK1_CLR__pa3__BITNR 3
#define R_IRQ_MASK1_CLR__pa3__WIDTH 1
#define R_IRQ_MASK1_CLR__pa3__clr 1
#define R_IRQ_MASK1_CLR__pa3__nop 0
#define R_IRQ_MASK1_CLR__pa2__BITNR 2
#define R_IRQ_MASK1_CLR__pa2__WIDTH 1
#define R_IRQ_MASK1_CLR__pa2__clr 1
#define R_IRQ_MASK1_CLR__pa2__nop 0
#define R_IRQ_MASK1_CLR__pa1__BITNR 1
#define R_IRQ_MASK1_CLR__pa1__WIDTH 1
#define R_IRQ_MASK1_CLR__pa1__clr 1
#define R_IRQ_MASK1_CLR__pa1__nop 0
#define R_IRQ_MASK1_CLR__pa0__BITNR 0
#define R_IRQ_MASK1_CLR__pa0__WIDTH 1
#define R_IRQ_MASK1_CLR__pa0__clr 1
#define R_IRQ_MASK1_CLR__pa0__nop 0

#define R_IRQ_READ1 (IO_TYPECAST_RO_UDWORD 0xb00000cc)
#define R_IRQ_READ1__sw_int7__BITNR 31
#define R_IRQ_READ1__sw_int7__WIDTH 1
#define R_IRQ_READ1__sw_int7__active 1
#define R_IRQ_READ1__sw_int7__inactive 0
#define R_IRQ_READ1__sw_int6__BITNR 30
#define R_IRQ_READ1__sw_int6__WIDTH 1
#define R_IRQ_READ1__sw_int6__active 1
#define R_IRQ_READ1__sw_int6__inactive 0
#define R_IRQ_READ1__sw_int5__BITNR 29
#define R_IRQ_READ1__sw_int5__WIDTH 1
#define R_IRQ_READ1__sw_int5__active 1
#define R_IRQ_READ1__sw_int5__inactive 0
#define R_IRQ_READ1__sw_int4__BITNR 28
#define R_IRQ_READ1__sw_int4__WIDTH 1
#define R_IRQ_READ1__sw_int4__active 1
#define R_IRQ_READ1__sw_int4__inactive 0
#define R_IRQ_READ1__sw_int3__BITNR 27
#define R_IRQ_READ1__sw_int3__WIDTH 1
#define R_IRQ_READ1__sw_int3__active 1
#define R_IRQ_READ1__sw_int3__inactive 0
#define R_IRQ_READ1__sw_int2__BITNR 26
#define R_IRQ_READ1__sw_int2__WIDTH 1
#define R_IRQ_READ1__sw_int2__active 1
#define R_IRQ_READ1__sw_int2__inactive 0
#define R_IRQ_READ1__sw_int1__BITNR 25
#define R_IRQ_READ1__sw_int1__WIDTH 1
#define R_IRQ_READ1__sw_int1__active 1
#define R_IRQ_READ1__sw_int1__inactive 0
#define R_IRQ_READ1__sw_int0__BITNR 24
#define R_IRQ_READ1__sw_int0__WIDTH 1
#define R_IRQ_READ1__sw_int0__active 1
#define R_IRQ_READ1__sw_int0__inactive 0
#define R_IRQ_READ1__par1_ecp_cmd__BITNR 19
#define R_IRQ_READ1__par1_ecp_cmd__WIDTH 1
#define R_IRQ_READ1__par1_ecp_cmd__active 1
#define R_IRQ_READ1__par1_ecp_cmd__inactive 0
#define R_IRQ_READ1__par1_peri__BITNR 18
#define R_IRQ_READ1__par1_peri__WIDTH 1
#define R_IRQ_READ1__par1_peri__active 1
#define R_IRQ_READ1__par1_peri__inactive 0
#define R_IRQ_READ1__par1_data__BITNR 17
#define R_IRQ_READ1__par1_data__WIDTH 1
#define R_IRQ_READ1__par1_data__active 1
#define R_IRQ_READ1__par1_data__inactive 0
#define R_IRQ_READ1__par1_ready__BITNR 16
#define R_IRQ_READ1__par1_ready__WIDTH 1
#define R_IRQ_READ1__par1_ready__active 1
#define R_IRQ_READ1__par1_ready__inactive 0
#define R_IRQ_READ1__scsi1__BITNR 16
#define R_IRQ_READ1__scsi1__WIDTH 1
#define R_IRQ_READ1__scsi1__active 1
#define R_IRQ_READ1__scsi1__inactive 0
#define R_IRQ_READ1__ser3_ready__BITNR 15
#define R_IRQ_READ1__ser3_ready__WIDTH 1
#define R_IRQ_READ1__ser3_ready__active 1
#define R_IRQ_READ1__ser3_ready__inactive 0
#define R_IRQ_READ1__ser3_data__BITNR 14
#define R_IRQ_READ1__ser3_data__WIDTH 1
#define R_IRQ_READ1__ser3_data__active 1
#define R_IRQ_READ1__ser3_data__inactive 0
#define R_IRQ_READ1__ser2_ready__BITNR 13
#define R_IRQ_READ1__ser2_ready__WIDTH 1
#define R_IRQ_READ1__ser2_ready__active 1
#define R_IRQ_READ1__ser2_ready__inactive 0
#define R_IRQ_READ1__ser2_data__BITNR 12
#define R_IRQ_READ1__ser2_data__WIDTH 1
#define R_IRQ_READ1__ser2_data__active 1
#define R_IRQ_READ1__ser2_data__inactive 0
#define R_IRQ_READ1__ser1_ready__BITNR 11
#define R_IRQ_READ1__ser1_ready__WIDTH 1
#define R_IRQ_READ1__ser1_ready__active 1
#define R_IRQ_READ1__ser1_ready__inactive 0
#define R_IRQ_READ1__ser1_data__BITNR 10
#define R_IRQ_READ1__ser1_data__WIDTH 1
#define R_IRQ_READ1__ser1_data__active 1
#define R_IRQ_READ1__ser1_data__inactive 0
#define R_IRQ_READ1__ser0_ready__BITNR 9
#define R_IRQ_READ1__ser0_ready__WIDTH 1
#define R_IRQ_READ1__ser0_ready__active 1
#define R_IRQ_READ1__ser0_ready__inactive 0
#define R_IRQ_READ1__ser0_data__BITNR 8
#define R_IRQ_READ1__ser0_data__WIDTH 1
#define R_IRQ_READ1__ser0_data__active 1
#define R_IRQ_READ1__ser0_data__inactive 0
#define R_IRQ_READ1__pa7__BITNR 7
#define R_IRQ_READ1__pa7__WIDTH 1
#define R_IRQ_READ1__pa7__active 1
#define R_IRQ_READ1__pa7__inactive 0
#define R_IRQ_READ1__pa6__BITNR 6
#define R_IRQ_READ1__pa6__WIDTH 1
#define R_IRQ_READ1__pa6__active 1
#define R_IRQ_READ1__pa6__inactive 0
#define R_IRQ_READ1__pa5__BITNR 5
#define R_IRQ_READ1__pa5__WIDTH 1
#define R_IRQ_READ1__pa5__active 1
#define R_IRQ_READ1__pa5__inactive 0
#define R_IRQ_READ1__pa4__BITNR 4
#define R_IRQ_READ1__pa4__WIDTH 1
#define R_IRQ_READ1__pa4__active 1
#define R_IRQ_READ1__pa4__inactive 0
#define R_IRQ_READ1__pa3__BITNR 3
#define R_IRQ_READ1__pa3__WIDTH 1
#define R_IRQ_READ1__pa3__active 1
#define R_IRQ_READ1__pa3__inactive 0
#define R_IRQ_READ1__pa2__BITNR 2
#define R_IRQ_READ1__pa2__WIDTH 1
#define R_IRQ_READ1__pa2__active 1
#define R_IRQ_READ1__pa2__inactive 0
#define R_IRQ_READ1__pa1__BITNR 1
#define R_IRQ_READ1__pa1__WIDTH 1
#define R_IRQ_READ1__pa1__active 1
#define R_IRQ_READ1__pa1__inactive 0
#define R_IRQ_READ1__pa0__BITNR 0
#define R_IRQ_READ1__pa0__WIDTH 1
#define R_IRQ_READ1__pa0__active 1
#define R_IRQ_READ1__pa0__inactive 0

#define R_IRQ_MASK1_SET (IO_TYPECAST_UDWORD 0xb00000cc)
#define R_IRQ_MASK1_SET__sw_int7__BITNR 31
#define R_IRQ_MASK1_SET__sw_int7__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int7__set 1
#define R_IRQ_MASK1_SET__sw_int7__nop 0
#define R_IRQ_MASK1_SET__sw_int6__BITNR 30
#define R_IRQ_MASK1_SET__sw_int6__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int6__set 1
#define R_IRQ_MASK1_SET__sw_int6__nop 0
#define R_IRQ_MASK1_SET__sw_int5__BITNR 29
#define R_IRQ_MASK1_SET__sw_int5__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int5__set 1
#define R_IRQ_MASK1_SET__sw_int5__nop 0
#define R_IRQ_MASK1_SET__sw_int4__BITNR 28
#define R_IRQ_MASK1_SET__sw_int4__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int4__set 1
#define R_IRQ_MASK1_SET__sw_int4__nop 0
#define R_IRQ_MASK1_SET__sw_int3__BITNR 27
#define R_IRQ_MASK1_SET__sw_int3__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int3__set 1
#define R_IRQ_MASK1_SET__sw_int3__nop 0
#define R_IRQ_MASK1_SET__sw_int2__BITNR 26
#define R_IRQ_MASK1_SET__sw_int2__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int2__set 1
#define R_IRQ_MASK1_SET__sw_int2__nop 0
#define R_IRQ_MASK1_SET__sw_int1__BITNR 25
#define R_IRQ_MASK1_SET__sw_int1__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int1__set 1
#define R_IRQ_MASK1_SET__sw_int1__nop 0
#define R_IRQ_MASK1_SET__sw_int0__BITNR 24
#define R_IRQ_MASK1_SET__sw_int0__WIDTH 1
#define R_IRQ_MASK1_SET__sw_int0__set 1
#define R_IRQ_MASK1_SET__sw_int0__nop 0
#define R_IRQ_MASK1_SET__par1_ecp_cmd__BITNR 19
#define R_IRQ_MASK1_SET__par1_ecp_cmd__WIDTH 1
#define R_IRQ_MASK1_SET__par1_ecp_cmd__set 1
#define R_IRQ_MASK1_SET__par1_ecp_cmd__nop 0
#define R_IRQ_MASK1_SET__par1_peri__BITNR 18
#define R_IRQ_MASK1_SET__par1_peri__WIDTH 1
#define R_IRQ_MASK1_SET__par1_peri__set 1
#define R_IRQ_MASK1_SET__par1_peri__nop 0
#define R_IRQ_MASK1_SET__par1_data__BITNR 17
#define R_IRQ_MASK1_SET__par1_data__WIDTH 1
#define R_IRQ_MASK1_SET__par1_data__set 1
#define R_IRQ_MASK1_SET__par1_data__nop 0
#define R_IRQ_MASK1_SET__par1_ready__BITNR 16
#define R_IRQ_MASK1_SET__par1_ready__WIDTH 1
#define R_IRQ_MASK1_SET__par1_ready__set 1
#define R_IRQ_MASK1_SET__par1_ready__nop 0
#define R_IRQ_MASK1_SET__scsi1__BITNR 16
#define R_IRQ_MASK1_SET__scsi1__WIDTH 1
#define R_IRQ_MASK1_SET__scsi1__set 1
#define R_IRQ_MASK1_SET__scsi1__nop 0
#define R_IRQ_MASK1_SET__ser3_ready__BITNR 15
#define R_IRQ_MASK1_SET__ser3_ready__WIDTH 1
#define R_IRQ_MASK1_SET__ser3_ready__set 1
#define R_IRQ_MASK1_SET__ser3_ready__nop 0
#define R_IRQ_MASK1_SET__ser3_data__BITNR 14
#define R_IRQ_MASK1_SET__ser3_data__WIDTH 1
#define R_IRQ_MASK1_SET__ser3_data__set 1
#define R_IRQ_MASK1_SET__ser3_data__nop 0
#define R_IRQ_MASK1_SET__ser2_ready__BITNR 13
#define R_IRQ_MASK1_SET__ser2_ready__WIDTH 1
#define R_IRQ_MASK1_SET__ser2_ready__set 1
#define R_IRQ_MASK1_SET__ser2_ready__nop 0
#define R_IRQ_MASK1_SET__ser2_data__BITNR 12
#define R_IRQ_MASK1_SET__ser2_data__WIDTH 1
#define R_IRQ_MASK1_SET__ser2_data__set 1
#define R_IRQ_MASK1_SET__ser2_data__nop 0
#define R_IRQ_MASK1_SET__ser1_ready__BITNR 11
#define R_IRQ_MASK1_SET__ser1_ready__WIDTH 1
#define R_IRQ_MASK1_SET__ser1_ready__set 1
#define R_IRQ_MASK1_SET__ser1_ready__nop 0
#define R_IRQ_MASK1_SET__ser1_data__BITNR 10
#define R_IRQ_MASK1_SET__ser1_data__WIDTH 1
#define R_IRQ_MASK1_SET__ser1_data__set 1
#define R_IRQ_MASK1_SET__ser1_data__nop 0
#define R_IRQ_MASK1_SET__ser0_ready__BITNR 9
#define R_IRQ_MASK1_SET__ser0_ready__WIDTH 1
#define R_IRQ_MASK1_SET__ser0_ready__set 1
#define R_IRQ_MASK1_SET__ser0_ready__nop 0
#define R_IRQ_MASK1_SET__ser0_data__BITNR 8
#define R_IRQ_MASK1_SET__ser0_data__WIDTH 1
#define R_IRQ_MASK1_SET__ser0_data__set 1
#define R_IRQ_MASK1_SET__ser0_data__nop 0
#define R_IRQ_MASK1_SET__pa7__BITNR 7
#define R_IRQ_MASK1_SET__pa7__WIDTH 1
#define R_IRQ_MASK1_SET__pa7__set 1
#define R_IRQ_MASK1_SET__pa7__nop 0
#define R_IRQ_MASK1_SET__pa6__BITNR 6
#define R_IRQ_MASK1_SET__pa6__WIDTH 1
#define R_IRQ_MASK1_SET__pa6__set 1
#define R_IRQ_MASK1_SET__pa6__nop 0
#define R_IRQ_MASK1_SET__pa5__BITNR 5
#define R_IRQ_MASK1_SET__pa5__WIDTH 1
#define R_IRQ_MASK1_SET__pa5__set 1
#define R_IRQ_MASK1_SET__pa5__nop 0
#define R_IRQ_MASK1_SET__pa4__BITNR 4
#define R_IRQ_MASK1_SET__pa4__WIDTH 1
#define R_IRQ_MASK1_SET__pa4__set 1
#define R_IRQ_MASK1_SET__pa4__nop 0
#define R_IRQ_MASK1_SET__pa3__BITNR 3
#define R_IRQ_MASK1_SET__pa3__WIDTH 1
#define R_IRQ_MASK1_SET__pa3__set 1
#define R_IRQ_MASK1_SET__pa3__nop 0
#define R_IRQ_MASK1_SET__pa2__BITNR 2
#define R_IRQ_MASK1_SET__pa2__WIDTH 1
#define R_IRQ_MASK1_SET__pa2__set 1
#define R_IRQ_MASK1_SET__pa2__nop 0
#define R_IRQ_MASK1_SET__pa1__BITNR 1
#define R_IRQ_MASK1_SET__pa1__WIDTH 1
#define R_IRQ_MASK1_SET__pa1__set 1
#define R_IRQ_MASK1_SET__pa1__nop 0
#define R_IRQ_MASK1_SET__pa0__BITNR 0
#define R_IRQ_MASK1_SET__pa0__WIDTH 1
#define R_IRQ_MASK1_SET__pa0__set 1
#define R_IRQ_MASK1_SET__pa0__nop 0

#define R_IRQ_MASK2_RD (IO_TYPECAST_RO_UDWORD 0xb00000d0)
#define R_IRQ_MASK2_RD__dma8_sub3_descr__BITNR 23
#define R_IRQ_MASK2_RD__dma8_sub3_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma8_sub3_descr__active 1
#define R_IRQ_MASK2_RD__dma8_sub3_descr__inactive 0
#define R_IRQ_MASK2_RD__dma8_sub2_descr__BITNR 22
#define R_IRQ_MASK2_RD__dma8_sub2_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma8_sub2_descr__active 1
#define R_IRQ_MASK2_RD__dma8_sub2_descr__inactive 0
#define R_IRQ_MASK2_RD__dma8_sub1_descr__BITNR 21
#define R_IRQ_MASK2_RD__dma8_sub1_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma8_sub1_descr__active 1
#define R_IRQ_MASK2_RD__dma8_sub1_descr__inactive 0
#define R_IRQ_MASK2_RD__dma8_sub0_descr__BITNR 20
#define R_IRQ_MASK2_RD__dma8_sub0_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma8_sub0_descr__active 1
#define R_IRQ_MASK2_RD__dma8_sub0_descr__inactive 0
#define R_IRQ_MASK2_RD__dma9_eop__BITNR 19
#define R_IRQ_MASK2_RD__dma9_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma9_eop__active 1
#define R_IRQ_MASK2_RD__dma9_eop__inactive 0
#define R_IRQ_MASK2_RD__dma9_descr__BITNR 18
#define R_IRQ_MASK2_RD__dma9_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma9_descr__active 1
#define R_IRQ_MASK2_RD__dma9_descr__inactive 0
#define R_IRQ_MASK2_RD__dma8_eop__BITNR 17
#define R_IRQ_MASK2_RD__dma8_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma8_eop__active 1
#define R_IRQ_MASK2_RD__dma8_eop__inactive 0
#define R_IRQ_MASK2_RD__dma8_descr__BITNR 16
#define R_IRQ_MASK2_RD__dma8_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma8_descr__active 1
#define R_IRQ_MASK2_RD__dma8_descr__inactive 0
#define R_IRQ_MASK2_RD__dma7_eop__BITNR 15
#define R_IRQ_MASK2_RD__dma7_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma7_eop__active 1
#define R_IRQ_MASK2_RD__dma7_eop__inactive 0
#define R_IRQ_MASK2_RD__dma7_descr__BITNR 14
#define R_IRQ_MASK2_RD__dma7_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma7_descr__active 1
#define R_IRQ_MASK2_RD__dma7_descr__inactive 0
#define R_IRQ_MASK2_RD__dma6_eop__BITNR 13
#define R_IRQ_MASK2_RD__dma6_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma6_eop__active 1
#define R_IRQ_MASK2_RD__dma6_eop__inactive 0
#define R_IRQ_MASK2_RD__dma6_descr__BITNR 12
#define R_IRQ_MASK2_RD__dma6_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma6_descr__active 1
#define R_IRQ_MASK2_RD__dma6_descr__inactive 0
#define R_IRQ_MASK2_RD__dma5_eop__BITNR 11
#define R_IRQ_MASK2_RD__dma5_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma5_eop__active 1
#define R_IRQ_MASK2_RD__dma5_eop__inactive 0
#define R_IRQ_MASK2_RD__dma5_descr__BITNR 10
#define R_IRQ_MASK2_RD__dma5_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma5_descr__active 1
#define R_IRQ_MASK2_RD__dma5_descr__inactive 0
#define R_IRQ_MASK2_RD__dma4_eop__BITNR 9
#define R_IRQ_MASK2_RD__dma4_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma4_eop__active 1
#define R_IRQ_MASK2_RD__dma4_eop__inactive 0
#define R_IRQ_MASK2_RD__dma4_descr__BITNR 8
#define R_IRQ_MASK2_RD__dma4_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma4_descr__active 1
#define R_IRQ_MASK2_RD__dma4_descr__inactive 0
#define R_IRQ_MASK2_RD__dma3_eop__BITNR 7
#define R_IRQ_MASK2_RD__dma3_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma3_eop__active 1
#define R_IRQ_MASK2_RD__dma3_eop__inactive 0
#define R_IRQ_MASK2_RD__dma3_descr__BITNR 6
#define R_IRQ_MASK2_RD__dma3_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma3_descr__active 1
#define R_IRQ_MASK2_RD__dma3_descr__inactive 0
#define R_IRQ_MASK2_RD__dma2_eop__BITNR 5
#define R_IRQ_MASK2_RD__dma2_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma2_eop__active 1
#define R_IRQ_MASK2_RD__dma2_eop__inactive 0
#define R_IRQ_MASK2_RD__dma2_descr__BITNR 4
#define R_IRQ_MASK2_RD__dma2_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma2_descr__active 1
#define R_IRQ_MASK2_RD__dma2_descr__inactive 0
#define R_IRQ_MASK2_RD__dma1_eop__BITNR 3
#define R_IRQ_MASK2_RD__dma1_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma1_eop__active 1
#define R_IRQ_MASK2_RD__dma1_eop__inactive 0
#define R_IRQ_MASK2_RD__dma1_descr__BITNR 2
#define R_IRQ_MASK2_RD__dma1_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma1_descr__active 1
#define R_IRQ_MASK2_RD__dma1_descr__inactive 0
#define R_IRQ_MASK2_RD__dma0_eop__BITNR 1
#define R_IRQ_MASK2_RD__dma0_eop__WIDTH 1
#define R_IRQ_MASK2_RD__dma0_eop__active 1
#define R_IRQ_MASK2_RD__dma0_eop__inactive 0
#define R_IRQ_MASK2_RD__dma0_descr__BITNR 0
#define R_IRQ_MASK2_RD__dma0_descr__WIDTH 1
#define R_IRQ_MASK2_RD__dma0_descr__active 1
#define R_IRQ_MASK2_RD__dma0_descr__inactive 0

#define R_IRQ_MASK2_CLR (IO_TYPECAST_UDWORD 0xb00000d0)
#define R_IRQ_MASK2_CLR__dma8_sub3_descr__BITNR 23
#define R_IRQ_MASK2_CLR__dma8_sub3_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma8_sub3_descr__clr 1
#define R_IRQ_MASK2_CLR__dma8_sub3_descr__nop 0
#define R_IRQ_MASK2_CLR__dma8_sub2_descr__BITNR 22
#define R_IRQ_MASK2_CLR__dma8_sub2_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma8_sub2_descr__clr 1
#define R_IRQ_MASK2_CLR__dma8_sub2_descr__nop 0
#define R_IRQ_MASK2_CLR__dma8_sub1_descr__BITNR 21
#define R_IRQ_MASK2_CLR__dma8_sub1_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma8_sub1_descr__clr 1
#define R_IRQ_MASK2_CLR__dma8_sub1_descr__nop 0
#define R_IRQ_MASK2_CLR__dma8_sub0_descr__BITNR 20
#define R_IRQ_MASK2_CLR__dma8_sub0_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma8_sub0_descr__clr 1
#define R_IRQ_MASK2_CLR__dma8_sub0_descr__nop 0
#define R_IRQ_MASK2_CLR__dma9_eop__BITNR 19
#define R_IRQ_MASK2_CLR__dma9_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma9_eop__clr 1
#define R_IRQ_MASK2_CLR__dma9_eop__nop 0
#define R_IRQ_MASK2_CLR__dma9_descr__BITNR 18
#define R_IRQ_MASK2_CLR__dma9_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma9_descr__clr 1
#define R_IRQ_MASK2_CLR__dma9_descr__nop 0
#define R_IRQ_MASK2_CLR__dma8_eop__BITNR 17
#define R_IRQ_MASK2_CLR__dma8_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma8_eop__clr 1
#define R_IRQ_MASK2_CLR__dma8_eop__nop 0
#define R_IRQ_MASK2_CLR__dma8_descr__BITNR 16
#define R_IRQ_MASK2_CLR__dma8_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma8_descr__clr 1
#define R_IRQ_MASK2_CLR__dma8_descr__nop 0
#define R_IRQ_MASK2_CLR__dma7_eop__BITNR 15
#define R_IRQ_MASK2_CLR__dma7_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma7_eop__clr 1
#define R_IRQ_MASK2_CLR__dma7_eop__nop 0
#define R_IRQ_MASK2_CLR__dma7_descr__BITNR 14
#define R_IRQ_MASK2_CLR__dma7_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma7_descr__clr 1
#define R_IRQ_MASK2_CLR__dma7_descr__nop 0
#define R_IRQ_MASK2_CLR__dma6_eop__BITNR 13
#define R_IRQ_MASK2_CLR__dma6_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma6_eop__clr 1
#define R_IRQ_MASK2_CLR__dma6_eop__nop 0
#define R_IRQ_MASK2_CLR__dma6_descr__BITNR 12
#define R_IRQ_MASK2_CLR__dma6_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma6_descr__clr 1
#define R_IRQ_MASK2_CLR__dma6_descr__nop 0
#define R_IRQ_MASK2_CLR__dma5_eop__BITNR 11
#define R_IRQ_MASK2_CLR__dma5_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma5_eop__clr 1
#define R_IRQ_MASK2_CLR__dma5_eop__nop 0
#define R_IRQ_MASK2_CLR__dma5_descr__BITNR 10
#define R_IRQ_MASK2_CLR__dma5_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma5_descr__clr 1
#define R_IRQ_MASK2_CLR__dma5_descr__nop 0
#define R_IRQ_MASK2_CLR__dma4_eop__BITNR 9
#define R_IRQ_MASK2_CLR__dma4_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma4_eop__clr 1
#define R_IRQ_MASK2_CLR__dma4_eop__nop 0
#define R_IRQ_MASK2_CLR__dma4_descr__BITNR 8
#define R_IRQ_MASK2_CLR__dma4_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma4_descr__clr 1
#define R_IRQ_MASK2_CLR__dma4_descr__nop 0
#define R_IRQ_MASK2_CLR__dma3_eop__BITNR 7
#define R_IRQ_MASK2_CLR__dma3_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma3_eop__clr 1
#define R_IRQ_MASK2_CLR__dma3_eop__nop 0
#define R_IRQ_MASK2_CLR__dma3_descr__BITNR 6
#define R_IRQ_MASK2_CLR__dma3_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma3_descr__clr 1
#define R_IRQ_MASK2_CLR__dma3_descr__nop 0
#define R_IRQ_MASK2_CLR__dma2_eop__BITNR 5
#define R_IRQ_MASK2_CLR__dma2_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma2_eop__clr 1
#define R_IRQ_MASK2_CLR__dma2_eop__nop 0
#define R_IRQ_MASK2_CLR__dma2_descr__BITNR 4
#define R_IRQ_MASK2_CLR__dma2_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma2_descr__clr 1
#define R_IRQ_MASK2_CLR__dma2_descr__nop 0
#define R_IRQ_MASK2_CLR__dma1_eop__BITNR 3
#define R_IRQ_MASK2_CLR__dma1_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma1_eop__clr 1
#define R_IRQ_MASK2_CLR__dma1_eop__nop 0
#define R_IRQ_MASK2_CLR__dma1_descr__BITNR 2
#define R_IRQ_MASK2_CLR__dma1_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma1_descr__clr 1
#define R_IRQ_MASK2_CLR__dma1_descr__nop 0
#define R_IRQ_MASK2_CLR__dma0_eop__BITNR 1
#define R_IRQ_MASK2_CLR__dma0_eop__WIDTH 1
#define R_IRQ_MASK2_CLR__dma0_eop__clr 1
#define R_IRQ_MASK2_CLR__dma0_eop__nop 0
#define R_IRQ_MASK2_CLR__dma0_descr__BITNR 0
#define R_IRQ_MASK2_CLR__dma0_descr__WIDTH 1
#define R_IRQ_MASK2_CLR__dma0_descr__clr 1
#define R_IRQ_MASK2_CLR__dma0_descr__nop 0

#define R_IRQ_READ2 (IO_TYPECAST_RO_UDWORD 0xb00000d4)
#define R_IRQ_READ2__dma8_sub3_descr__BITNR 23
#define R_IRQ_READ2__dma8_sub3_descr__WIDTH 1
#define R_IRQ_READ2__dma8_sub3_descr__active 1
#define R_IRQ_READ2__dma8_sub3_descr__inactive 0
#define R_IRQ_READ2__dma8_sub2_descr__BITNR 22
#define R_IRQ_READ2__dma8_sub2_descr__WIDTH 1
#define R_IRQ_READ2__dma8_sub2_descr__active 1
#define R_IRQ_READ2__dma8_sub2_descr__inactive 0
#define R_IRQ_READ2__dma8_sub1_descr__BITNR 21
#define R_IRQ_READ2__dma8_sub1_descr__WIDTH 1
#define R_IRQ_READ2__dma8_sub1_descr__active 1
#define R_IRQ_READ2__dma8_sub1_descr__inactive 0
#define R_IRQ_READ2__dma8_sub0_descr__BITNR 20
#define R_IRQ_READ2__dma8_sub0_descr__WIDTH 1
#define R_IRQ_READ2__dma8_sub0_descr__active 1
#define R_IRQ_READ2__dma8_sub0_descr__inactive 0
#define R_IRQ_READ2__dma9_eop__BITNR 19
#define R_IRQ_READ2__dma9_eop__WIDTH 1
#define R_IRQ_READ2__dma9_eop__active 1
#define R_IRQ_READ2__dma9_eop__inactive 0
#define R_IRQ_READ2__dma9_descr__BITNR 18
#define R_IRQ_READ2__dma9_descr__WIDTH 1
#define R_IRQ_READ2__dma9_descr__active 1
#define R_IRQ_READ2__dma9_descr__inactive 0
#define R_IRQ_READ2__dma8_eop__BITNR 17
#define R_IRQ_READ2__dma8_eop__WIDTH 1
#define R_IRQ_READ2__dma8_eop__active 1
#define R_IRQ_READ2__dma8_eop__inactive 0
#define R_IRQ_READ2__dma8_descr__BITNR 16
#define R_IRQ_READ2__dma8_descr__WIDTH 1
#define R_IRQ_READ2__dma8_descr__active 1
#define R_IRQ_READ2__dma8_descr__inactive 0
#define R_IRQ_READ2__dma7_eop__BITNR 15
#define R_IRQ_READ2__dma7_eop__WIDTH 1
#define R_IRQ_READ2__dma7_eop__active 1
#define R_IRQ_READ2__dma7_eop__inactive 0
#define R_IRQ_READ2__dma7_descr__BITNR 14
#define R_IRQ_READ2__dma7_descr__WIDTH 1
#define R_IRQ_READ2__dma7_descr__active 1
#define R_IRQ_READ2__dma7_descr__inactive 0
#define R_IRQ_READ2__dma6_eop__BITNR 13
#define R_IRQ_READ2__dma6_eop__WIDTH 1
#define R_IRQ_READ2__dma6_eop__active 1
#define R_IRQ_READ2__dma6_eop__inactive 0
#define R_IRQ_READ2__dma6_descr__BITNR 12
#define R_IRQ_READ2__dma6_descr__WIDTH 1
#define R_IRQ_READ2__dma6_descr__active 1
#define R_IRQ_READ2__dma6_descr__inactive 0
#define R_IRQ_READ2__dma5_eop__BITNR 11
#define R_IRQ_READ2__dma5_eop__WIDTH 1
#define R_IRQ_READ2__dma5_eop__active 1
#define R_IRQ_READ2__dma5_eop__inactive 0
#define R_IRQ_READ2__dma5_descr__BITNR 10
#define R_IRQ_READ2__dma5_descr__WIDTH 1
#define R_IRQ_READ2__dma5_descr__active 1
#define R_IRQ_READ2__dma5_descr__inactive 0
#define R_IRQ_READ2__dma4_eop__BITNR 9
#define R_IRQ_READ2__dma4_eop__WIDTH 1
#define R_IRQ_READ2__dma4_eop__active 1
#define R_IRQ_READ2__dma4_eop__inactive 0
#define R_IRQ_READ2__dma4_descr__BITNR 8
#define R_IRQ_READ2__dma4_descr__WIDTH 1
#define R_IRQ_READ2__dma4_descr__active 1
#define R_IRQ_READ2__dma4_descr__inactive 0
#define R_IRQ_READ2__dma3_eop__BITNR 7
#define R_IRQ_READ2__dma3_eop__WIDTH 1
#define R_IRQ_READ2__dma3_eop__active 1
#define R_IRQ_READ2__dma3_eop__inactive 0
#define R_IRQ_READ2__dma3_descr__BITNR 6
#define R_IRQ_READ2__dma3_descr__WIDTH 1
#define R_IRQ_READ2__dma3_descr__active 1
#define R_IRQ_READ2__dma3_descr__inactive 0
#define R_IRQ_READ2__dma2_eop__BITNR 5
#define R_IRQ_READ2__dma2_eop__WIDTH 1
#define R_IRQ_READ2__dma2_eop__active 1
#define R_IRQ_READ2__dma2_eop__inactive 0
#define R_IRQ_READ2__dma2_descr__BITNR 4
#define R_IRQ_READ2__dma2_descr__WIDTH 1
#define R_IRQ_READ2__dma2_descr__active 1
#define R_IRQ_READ2__dma2_descr__inactive 0
#define R_IRQ_READ2__dma1_eop__BITNR 3
#define R_IRQ_READ2__dma1_eop__WIDTH 1
#define R_IRQ_READ2__dma1_eop__active 1
#define R_IRQ_READ2__dma1_eop__inactive 0
#define R_IRQ_READ2__dma1_descr__BITNR 2
#define R_IRQ_READ2__dma1_descr__WIDTH 1
#define R_IRQ_READ2__dma1_descr__active 1
#define R_IRQ_READ2__dma1_descr__inactive 0
#define R_IRQ_READ2__dma0_eop__BITNR 1
#define R_IRQ_READ2__dma0_eop__WIDTH 1
#define R_IRQ_READ2__dma0_eop__active 1
#define R_IRQ_READ2__dma0_eop__inactive 0
#define R_IRQ_READ2__dma0_descr__BITNR 0
#define R_IRQ_READ2__dma0_descr__WIDTH 1
#define R_IRQ_READ2__dma0_descr__active 1
#define R_IRQ_READ2__dma0_descr__inactive 0

#define R_IRQ_MASK2_SET (IO_TYPECAST_UDWORD 0xb00000d4)
#define R_IRQ_MASK2_SET__dma8_sub3_descr__BITNR 23
#define R_IRQ_MASK2_SET__dma8_sub3_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma8_sub3_descr__set 1
#define R_IRQ_MASK2_SET__dma8_sub3_descr__nop 0
#define R_IRQ_MASK2_SET__dma8_sub2_descr__BITNR 22
#define R_IRQ_MASK2_SET__dma8_sub2_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma8_sub2_descr__set 1
#define R_IRQ_MASK2_SET__dma8_sub2_descr__nop 0
#define R_IRQ_MASK2_SET__dma8_sub1_descr__BITNR 21
#define R_IRQ_MASK2_SET__dma8_sub1_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma8_sub1_descr__set 1
#define R_IRQ_MASK2_SET__dma8_sub1_descr__nop 0
#define R_IRQ_MASK2_SET__dma8_sub0_descr__BITNR 20
#define R_IRQ_MASK2_SET__dma8_sub0_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma8_sub0_descr__set 1
#define R_IRQ_MASK2_SET__dma8_sub0_descr__nop 0
#define R_IRQ_MASK2_SET__dma9_eop__BITNR 19
#define R_IRQ_MASK2_SET__dma9_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma9_eop__set 1
#define R_IRQ_MASK2_SET__dma9_eop__nop 0
#define R_IRQ_MASK2_SET__dma9_descr__BITNR 18
#define R_IRQ_MASK2_SET__dma9_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma9_descr__set 1
#define R_IRQ_MASK2_SET__dma9_descr__nop 0
#define R_IRQ_MASK2_SET__dma8_eop__BITNR 17
#define R_IRQ_MASK2_SET__dma8_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma8_eop__set 1
#define R_IRQ_MASK2_SET__dma8_eop__nop 0
#define R_IRQ_MASK2_SET__dma8_descr__BITNR 16
#define R_IRQ_MASK2_SET__dma8_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma8_descr__set 1
#define R_IRQ_MASK2_SET__dma8_descr__nop 0
#define R_IRQ_MASK2_SET__dma7_eop__BITNR 15
#define R_IRQ_MASK2_SET__dma7_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma7_eop__set 1
#define R_IRQ_MASK2_SET__dma7_eop__nop 0
#define R_IRQ_MASK2_SET__dma7_descr__BITNR 14
#define R_IRQ_MASK2_SET__dma7_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma7_descr__set 1
#define R_IRQ_MASK2_SET__dma7_descr__nop 0
#define R_IRQ_MASK2_SET__dma6_eop__BITNR 13
#define R_IRQ_MASK2_SET__dma6_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma6_eop__set 1
#define R_IRQ_MASK2_SET__dma6_eop__nop 0
#define R_IRQ_MASK2_SET__dma6_descr__BITNR 12
#define R_IRQ_MASK2_SET__dma6_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma6_descr__set 1
#define R_IRQ_MASK2_SET__dma6_descr__nop 0
#define R_IRQ_MASK2_SET__dma5_eop__BITNR 11
#define R_IRQ_MASK2_SET__dma5_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma5_eop__set 1
#define R_IRQ_MASK2_SET__dma5_eop__nop 0
#define R_IRQ_MASK2_SET__dma5_descr__BITNR 10
#define R_IRQ_MASK2_SET__dma5_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma5_descr__set 1
#define R_IRQ_MASK2_SET__dma5_descr__nop 0
#define R_IRQ_MASK2_SET__dma4_eop__BITNR 9
#define R_IRQ_MASK2_SET__dma4_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma4_eop__set 1
#define R_IRQ_MASK2_SET__dma4_eop__nop 0
#define R_IRQ_MASK2_SET__dma4_descr__BITNR 8
#define R_IRQ_MASK2_SET__dma4_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma4_descr__set 1
#define R_IRQ_MASK2_SET__dma4_descr__nop 0
#define R_IRQ_MASK2_SET__dma3_eop__BITNR 7
#define R_IRQ_MASK2_SET__dma3_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma3_eop__set 1
#define R_IRQ_MASK2_SET__dma3_eop__nop 0
#define R_IRQ_MASK2_SET__dma3_descr__BITNR 6
#define R_IRQ_MASK2_SET__dma3_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma3_descr__set 1
#define R_IRQ_MASK2_SET__dma3_descr__nop 0
#define R_IRQ_MASK2_SET__dma2_eop__BITNR 5
#define R_IRQ_MASK2_SET__dma2_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma2_eop__set 1
#define R_IRQ_MASK2_SET__dma2_eop__nop 0
#define R_IRQ_MASK2_SET__dma2_descr__BITNR 4
#define R_IRQ_MASK2_SET__dma2_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma2_descr__set 1
#define R_IRQ_MASK2_SET__dma2_descr__nop 0
#define R_IRQ_MASK2_SET__dma1_eop__BITNR 3
#define R_IRQ_MASK2_SET__dma1_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma1_eop__set 1
#define R_IRQ_MASK2_SET__dma1_eop__nop 0
#define R_IRQ_MASK2_SET__dma1_descr__BITNR 2
#define R_IRQ_MASK2_SET__dma1_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma1_descr__set 1
#define R_IRQ_MASK2_SET__dma1_descr__nop 0
#define R_IRQ_MASK2_SET__dma0_eop__BITNR 1
#define R_IRQ_MASK2_SET__dma0_eop__WIDTH 1
#define R_IRQ_MASK2_SET__dma0_eop__set 1
#define R_IRQ_MASK2_SET__dma0_eop__nop 0
#define R_IRQ_MASK2_SET__dma0_descr__BITNR 0
#define R_IRQ_MASK2_SET__dma0_descr__WIDTH 1
#define R_IRQ_MASK2_SET__dma0_descr__set 1
#define R_IRQ_MASK2_SET__dma0_descr__nop 0

#define R_VECT_MASK_RD (IO_TYPECAST_RO_UDWORD 0xb00000d8)
#define R_VECT_MASK_RD__usb__BITNR 31
#define R_VECT_MASK_RD__usb__WIDTH 1
#define R_VECT_MASK_RD__usb__active 1
#define R_VECT_MASK_RD__usb__inactive 0
#define R_VECT_MASK_RD__dma9__BITNR 25
#define R_VECT_MASK_RD__dma9__WIDTH 1
#define R_VECT_MASK_RD__dma9__active 1
#define R_VECT_MASK_RD__dma9__inactive 0
#define R_VECT_MASK_RD__dma8__BITNR 24
#define R_VECT_MASK_RD__dma8__WIDTH 1
#define R_VECT_MASK_RD__dma8__active 1
#define R_VECT_MASK_RD__dma8__inactive 0
#define R_VECT_MASK_RD__dma7__BITNR 23
#define R_VECT_MASK_RD__dma7__WIDTH 1
#define R_VECT_MASK_RD__dma7__active 1
#define R_VECT_MASK_RD__dma7__inactive 0
#define R_VECT_MASK_RD__dma6__BITNR 22
#define R_VECT_MASK_RD__dma6__WIDTH 1
#define R_VECT_MASK_RD__dma6__active 1
#define R_VECT_MASK_RD__dma6__inactive 0
#define R_VECT_MASK_RD__dma5__BITNR 21
#define R_VECT_MASK_RD__dma5__WIDTH 1
#define R_VECT_MASK_RD__dma5__active 1
#define R_VECT_MASK_RD__dma5__inactive 0
#define R_VECT_MASK_RD__dma4__BITNR 20
#define R_VECT_MASK_RD__dma4__WIDTH 1
#define R_VECT_MASK_RD__dma4__active 1
#define R_VECT_MASK_RD__dma4__inactive 0
#define R_VECT_MASK_RD__dma3__BITNR 19
#define R_VECT_MASK_RD__dma3__WIDTH 1
#define R_VECT_MASK_RD__dma3__active 1
#define R_VECT_MASK_RD__dma3__inactive 0
#define R_VECT_MASK_RD__dma2__BITNR 18
#define R_VECT_MASK_RD__dma2__WIDTH 1
#define R_VECT_MASK_RD__dma2__active 1
#define R_VECT_MASK_RD__dma2__inactive 0
#define R_VECT_MASK_RD__dma1__BITNR 17
#define R_VECT_MASK_RD__dma1__WIDTH 1
#define R_VECT_MASK_RD__dma1__active 1
#define R_VECT_MASK_RD__dma1__inactive 0
#define R_VECT_MASK_RD__dma0__BITNR 16
#define R_VECT_MASK_RD__dma0__WIDTH 1
#define R_VECT_MASK_RD__dma0__active 1
#define R_VECT_MASK_RD__dma0__inactive 0
#define R_VECT_MASK_RD__ext_dma1__BITNR 13
#define R_VECT_MASK_RD__ext_dma1__WIDTH 1
#define R_VECT_MASK_RD__ext_dma1__active 1
#define R_VECT_MASK_RD__ext_dma1__inactive 0
#define R_VECT_MASK_RD__ext_dma0__BITNR 12
#define R_VECT_MASK_RD__ext_dma0__WIDTH 1
#define R_VECT_MASK_RD__ext_dma0__active 1
#define R_VECT_MASK_RD__ext_dma0__inactive 0
#define R_VECT_MASK_RD__pa__BITNR 11
#define R_VECT_MASK_RD__pa__WIDTH 1
#define R_VECT_MASK_RD__pa__active 1
#define R_VECT_MASK_RD__pa__inactive 0
#define R_VECT_MASK_RD__irq_intnr__BITNR 10
#define R_VECT_MASK_RD__irq_intnr__WIDTH 1
#define R_VECT_MASK_RD__irq_intnr__active 1
#define R_VECT_MASK_RD__irq_intnr__inactive 0
#define R_VECT_MASK_RD__sw__BITNR 9
#define R_VECT_MASK_RD__sw__WIDTH 1
#define R_VECT_MASK_RD__sw__active 1
#define R_VECT_MASK_RD__sw__inactive 0
#define R_VECT_MASK_RD__serial__BITNR 8
#define R_VECT_MASK_RD__serial__WIDTH 1
#define R_VECT_MASK_RD__serial__active 1
#define R_VECT_MASK_RD__serial__inactive 0
#define R_VECT_MASK_RD__snmp__BITNR 7
#define R_VECT_MASK_RD__snmp__WIDTH 1
#define R_VECT_MASK_RD__snmp__active 1
#define R_VECT_MASK_RD__snmp__inactive 0
#define R_VECT_MASK_RD__network__BITNR 6
#define R_VECT_MASK_RD__network__WIDTH 1
#define R_VECT_MASK_RD__network__active 1
#define R_VECT_MASK_RD__network__inactive 0
#define R_VECT_MASK_RD__scsi1__BITNR 5
#define R_VECT_MASK_RD__scsi1__WIDTH 1
#define R_VECT_MASK_RD__scsi1__active 1
#define R_VECT_MASK_RD__scsi1__inactive 0
#define R_VECT_MASK_RD__par1__BITNR 5
#define R_VECT_MASK_RD__par1__WIDTH 1
#define R_VECT_MASK_RD__par1__active 1
#define R_VECT_MASK_RD__par1__inactive 0
#define R_VECT_MASK_RD__scsi0__BITNR 4
#define R_VECT_MASK_RD__scsi0__WIDTH 1
#define R_VECT_MASK_RD__scsi0__active 1
#define R_VECT_MASK_RD__scsi0__inactive 0
#define R_VECT_MASK_RD__par0__BITNR 4
#define R_VECT_MASK_RD__par0__WIDTH 1
#define R_VECT_MASK_RD__par0__active 1
#define R_VECT_MASK_RD__par0__inactive 0
#define R_VECT_MASK_RD__ata__BITNR 4
#define R_VECT_MASK_RD__ata__WIDTH 1
#define R_VECT_MASK_RD__ata__active 1
#define R_VECT_MASK_RD__ata__inactive 0
#define R_VECT_MASK_RD__mio__BITNR 4
#define R_VECT_MASK_RD__mio__WIDTH 1
#define R_VECT_MASK_RD__mio__active 1
#define R_VECT_MASK_RD__mio__inactive 0
#define R_VECT_MASK_RD__timer1__BITNR 3
#define R_VECT_MASK_RD__timer1__WIDTH 1
#define R_VECT_MASK_RD__timer1__active 1
#define R_VECT_MASK_RD__timer1__inactive 0
#define R_VECT_MASK_RD__timer0__BITNR 2
#define R_VECT_MASK_RD__timer0__WIDTH 1
#define R_VECT_MASK_RD__timer0__active 1
#define R_VECT_MASK_RD__timer0__inactive 0
#define R_VECT_MASK_RD__nmi__BITNR 1
#define R_VECT_MASK_RD__nmi__WIDTH 1
#define R_VECT_MASK_RD__nmi__active 1
#define R_VECT_MASK_RD__nmi__inactive 0
#define R_VECT_MASK_RD__some__BITNR 0
#define R_VECT_MASK_RD__some__WIDTH 1
#define R_VECT_MASK_RD__some__active 1
#define R_VECT_MASK_RD__some__inactive 0

#define R_VECT_MASK_CLR (IO_TYPECAST_UDWORD 0xb00000d8)
#define R_VECT_MASK_CLR__usb__BITNR 31
#define R_VECT_MASK_CLR__usb__WIDTH 1
#define R_VECT_MASK_CLR__usb__clr 1
#define R_VECT_MASK_CLR__usb__nop 0
#define R_VECT_MASK_CLR__dma9__BITNR 25
#define R_VECT_MASK_CLR__dma9__WIDTH 1
#define R_VECT_MASK_CLR__dma9__clr 1
#define R_VECT_MASK_CLR__dma9__nop 0
#define R_VECT_MASK_CLR__dma8__BITNR 24
#define R_VECT_MASK_CLR__dma8__WIDTH 1
#define R_VECT_MASK_CLR__dma8__clr 1
#define R_VECT_MASK_CLR__dma8__nop 0
#define R_VECT_MASK_CLR__dma7__BITNR 23
#define R_VECT_MASK_CLR__dma7__WIDTH 1
#define R_VECT_MASK_CLR__dma7__clr 1
#define R_VECT_MASK_CLR__dma7__nop 0
#define R_VECT_MASK_CLR__dma6__BITNR 22
#define R_VECT_MASK_CLR__dma6__WIDTH 1
#define R_VECT_MASK_CLR__dma6__clr 1
#define R_VECT_MASK_CLR__dma6__nop 0
#define R_VECT_MASK_CLR__dma5__BITNR 21
#define R_VECT_MASK_CLR__dma5__WIDTH 1
#define R_VECT_MASK_CLR__dma5__clr 1
#define R_VECT_MASK_CLR__dma5__nop 0
#define R_VECT_MASK_CLR__dma4__BITNR 20
#define R_VECT_MASK_CLR__dma4__WIDTH 1
#define R_VECT_MASK_CLR__dma4__clr 1
#define R_VECT_MASK_CLR__dma4__nop 0
#define R_VECT_MASK_CLR__dma3__BITNR 19
#define R_VECT_MASK_CLR__dma3__WIDTH 1
#define R_VECT_MASK_CLR__dma3__clr 1
#define R_VECT_MASK_CLR__dma3__nop 0
#define R_VECT_MASK_CLR__dma2__BITNR 18
#define R_VECT_MASK_CLR__dma2__WIDTH 1
#define R_VECT_MASK_CLR__dma2__clr 1
#define R_VECT_MASK_CLR__dma2__nop 0
#define R_VECT_MASK_CLR__dma1__BITNR 17
#define R_VECT_MASK_CLR__dma1__WIDTH 1
#define R_VECT_MASK_CLR__dma1__clr 1
#define R_VECT_MASK_CLR__dma1__nop 0
#define R_VECT_MASK_CLR__dma0__BITNR 16
#define R_VECT_MASK_CLR__dma0__WIDTH 1
#define R_VECT_MASK_CLR__dma0__clr 1
#define R_VECT_MASK_CLR__dma0__nop 0
#define R_VECT_MASK_CLR__ext_dma1__BITNR 13
#define R_VECT_MASK_CLR__ext_dma1__WIDTH 1
#define R_VECT_MASK_CLR__ext_dma1__clr 1
#define R_VECT_MASK_CLR__ext_dma1__nop 0
#define R_VECT_MASK_CLR__ext_dma0__BITNR 12
#define R_VECT_MASK_CLR__ext_dma0__WIDTH 1
#define R_VECT_MASK_CLR__ext_dma0__clr 1
#define R_VECT_MASK_CLR__ext_dma0__nop 0
#define R_VECT_MASK_CLR__pa__BITNR 11
#define R_VECT_MASK_CLR__pa__WIDTH 1
#define R_VECT_MASK_CLR__pa__clr 1
#define R_VECT_MASK_CLR__pa__nop 0
#define R_VECT_MASK_CLR__irq_intnr__BITNR 10
#define R_VECT_MASK_CLR__irq_intnr__WIDTH 1
#define R_VECT_MASK_CLR__irq_intnr__clr 1
#define R_VECT_MASK_CLR__irq_intnr__nop 0
#define R_VECT_MASK_CLR__sw__BITNR 9
#define R_VECT_MASK_CLR__sw__WIDTH 1
#define R_VECT_MASK_CLR__sw__clr 1
#define R_VECT_MASK_CLR__sw__nop 0
#define R_VECT_MASK_CLR__serial__BITNR 8
#define R_VECT_MASK_CLR__serial__WIDTH 1
#define R_VECT_MASK_CLR__serial__clr 1
#define R_VECT_MASK_CLR__serial__nop 0
#define R_VECT_MASK_CLR__snmp__BITNR 7
#define R_VECT_MASK_CLR__snmp__WIDTH 1
#define R_VECT_MASK_CLR__snmp__clr 1
#define R_VECT_MASK_CLR__snmp__nop 0
#define R_VECT_MASK_CLR__network__BITNR 6
#define R_VECT_MASK_CLR__network__WIDTH 1
#define R_VECT_MASK_CLR__network__clr 1
#define R_VECT_MASK_CLR__network__nop 0
#define R_VECT_MASK_CLR__scsi1__BITNR 5
#define R_VECT_MASK_CLR__scsi1__WIDTH 1
#define R_VECT_MASK_CLR__scsi1__clr 1
#define R_VECT_MASK_CLR__scsi1__nop 0
#define R_VECT_MASK_CLR__par1__BITNR 5
#define R_VECT_MASK_CLR__par1__WIDTH 1
#define R_VECT_MASK_CLR__par1__clr 1
#define R_VECT_MASK_CLR__par1__nop 0
#define R_VECT_MASK_CLR__scsi0__BITNR 4
#define R_VECT_MASK_CLR__scsi0__WIDTH 1
#define R_VECT_MASK_CLR__scsi0__clr 1
#define R_VECT_MASK_CLR__scsi0__nop 0
#define R_VECT_MASK_CLR__par0__BITNR 4
#define R_VECT_MASK_CLR__par0__WIDTH 1
#define R_VECT_MASK_CLR__par0__clr 1
#define R_VECT_MASK_CLR__par0__nop 0
#define R_VECT_MASK_CLR__ata__BITNR 4
#define R_VECT_MASK_CLR__ata__WIDTH 1
#define R_VECT_MASK_CLR__ata__clr 1
#define R_VECT_MASK_CLR__ata__nop 0
#define R_VECT_MASK_CLR__mio__BITNR 4
#define R_VECT_MASK_CLR__mio__WIDTH 1
#define R_VECT_MASK_CLR__mio__clr 1
#define R_VECT_MASK_CLR__mio__nop 0
#define R_VECT_MASK_CLR__timer1__BITNR 3
#define R_VECT_MASK_CLR__timer1__WIDTH 1
#define R_VECT_MASK_CLR__timer1__clr 1
#define R_VECT_MASK_CLR__timer1__nop 0
#define R_VECT_MASK_CLR__timer0__BITNR 2
#define R_VECT_MASK_CLR__timer0__WIDTH 1
#define R_VECT_MASK_CLR__timer0__clr 1
#define R_VECT_MASK_CLR__timer0__nop 0
#define R_VECT_MASK_CLR__nmi__BITNR 1
#define R_VECT_MASK_CLR__nmi__WIDTH 1
#define R_VECT_MASK_CLR__nmi__clr 1
#define R_VECT_MASK_CLR__nmi__nop 0
#define R_VECT_MASK_CLR__some__BITNR 0
#define R_VECT_MASK_CLR__some__WIDTH 1
#define R_VECT_MASK_CLR__some__clr 1
#define R_VECT_MASK_CLR__some__nop 0

#define R_VECT_READ (IO_TYPECAST_RO_UDWORD 0xb00000dc)
#define R_VECT_READ__usb__BITNR 31
#define R_VECT_READ__usb__WIDTH 1
#define R_VECT_READ__usb__active 1
#define R_VECT_READ__usb__inactive 0
#define R_VECT_READ__dma9__BITNR 25
#define R_VECT_READ__dma9__WIDTH 1
#define R_VECT_READ__dma9__active 1
#define R_VECT_READ__dma9__inactive 0
#define R_VECT_READ__dma8__BITNR 24
#define R_VECT_READ__dma8__WIDTH 1
#define R_VECT_READ__dma8__active 1
#define R_VECT_READ__dma8__inactive 0
#define R_VECT_READ__dma7__BITNR 23
#define R_VECT_READ__dma7__WIDTH 1
#define R_VECT_READ__dma7__active 1
#define R_VECT_READ__dma7__inactive 0
#define R_VECT_READ__dma6__BITNR 22
#define R_VECT_READ__dma6__WIDTH 1
#define R_VECT_READ__dma6__active 1
#define R_VECT_READ__dma6__inactive 0
#define R_VECT_READ__dma5__BITNR 21
#define R_VECT_READ__dma5__WIDTH 1
#define R_VECT_READ__dma5__active 1
#define R_VECT_READ__dma5__inactive 0
#define R_VECT_READ__dma4__BITNR 20
#define R_VECT_READ__dma4__WIDTH 1
#define R_VECT_READ__dma4__active 1
#define R_VECT_READ__dma4__inactive 0
#define R_VECT_READ__dma3__BITNR 19
#define R_VECT_READ__dma3__WIDTH 1
#define R_VECT_READ__dma3__active 1
#define R_VECT_READ__dma3__inactive 0
#define R_VECT_READ__dma2__BITNR 18
#define R_VECT_READ__dma2__WIDTH 1
#define R_VECT_READ__dma2__active 1
#define R_VECT_READ__dma2__inactive 0
#define R_VECT_READ__dma1__BITNR 17
#define R_VECT_READ__dma1__WIDTH 1
#define R_VECT_READ__dma1__active 1
#define R_VECT_READ__dma1__inactive 0
#define R_VECT_READ__dma0__BITNR 16
#define R_VECT_READ__dma0__WIDTH 1
#define R_VECT_READ__dma0__active 1
#define R_VECT_READ__dma0__inactive 0
#define R_VECT_READ__ext_dma1__BITNR 13
#define R_VECT_READ__ext_dma1__WIDTH 1
#define R_VECT_READ__ext_dma1__active 1
#define R_VECT_READ__ext_dma1__inactive 0
#define R_VECT_READ__ext_dma0__BITNR 12
#define R_VECT_READ__ext_dma0__WIDTH 1
#define R_VECT_READ__ext_dma0__active 1
#define R_VECT_READ__ext_dma0__inactive 0
#define R_VECT_READ__pa__BITNR 11
#define R_VECT_READ__pa__WIDTH 1
#define R_VECT_READ__pa__active 1
#define R_VECT_READ__pa__inactive 0
#define R_VECT_READ__irq_intnr__BITNR 10
#define R_VECT_READ__irq_intnr__WIDTH 1
#define R_VECT_READ__irq_intnr__active 1
#define R_VECT_READ__irq_intnr__inactive 0
#define R_VECT_READ__sw__BITNR 9
#define R_VECT_READ__sw__WIDTH 1
#define R_VECT_READ__sw__active 1
#define R_VECT_READ__sw__inactive 0
#define R_VECT_READ__serial__BITNR 8
#define R_VECT_READ__serial__WIDTH 1
#define R_VECT_READ__serial__active 1
#define R_VECT_READ__serial__inactive 0
#define R_VECT_READ__snmp__BITNR 7
#define R_VECT_READ__snmp__WIDTH 1
#define R_VECT_READ__snmp__active 1
#define R_VECT_READ__snmp__inactive 0
#define R_VECT_READ__network__BITNR 6
#define R_VECT_READ__network__WIDTH 1
#define R_VECT_READ__network__active 1
#define R_VECT_READ__network__inactive 0
#define R_VECT_READ__scsi1__BITNR 5
#define R_VECT_READ__scsi1__WIDTH 1
#define R_VECT_READ__scsi1__active 1
#define R_VECT_READ__scsi1__inactive 0
#define R_VECT_READ__par1__BITNR 5
#define R_VECT_READ__par1__WIDTH 1
#define R_VECT_READ__par1__active 1
#define R_VECT_READ__par1__inactive 0
#define R_VECT_READ__scsi0__BITNR 4
#define R_VECT_READ__scsi0__WIDTH 1
#define R_VECT_READ__scsi0__active 1
#define R_VECT_READ__scsi0__inactive 0
#define R_VECT_READ__par0__BITNR 4
#define R_VECT_READ__par0__WIDTH 1
#define R_VECT_READ__par0__active 1
#define R_VECT_READ__par0__inactive 0
#define R_VECT_READ__ata__BITNR 4
#define R_VECT_READ__ata__WIDTH 1
#define R_VECT_READ__ata__active 1
#define R_VECT_READ__ata__inactive 0
#define R_VECT_READ__mio__BITNR 4
#define R_VECT_READ__mio__WIDTH 1
#define R_VECT_READ__mio__active 1
#define R_VECT_READ__mio__inactive 0
#define R_VECT_READ__timer1__BITNR 3
#define R_VECT_READ__timer1__WIDTH 1
#define R_VECT_READ__timer1__active 1
#define R_VECT_READ__timer1__inactive 0
#define R_VECT_READ__timer0__BITNR 2
#define R_VECT_READ__timer0__WIDTH 1
#define R_VECT_READ__timer0__active 1
#define R_VECT_READ__timer0__inactive 0
#define R_VECT_READ__nmi__BITNR 1
#define R_VECT_READ__nmi__WIDTH 1
#define R_VECT_READ__nmi__active 1
#define R_VECT_READ__nmi__inactive 0
#define R_VECT_READ__some__BITNR 0
#define R_VECT_READ__some__WIDTH 1
#define R_VECT_READ__some__active 1
#define R_VECT_READ__some__inactive 0

#define R_VECT_MASK_SET (IO_TYPECAST_UDWORD 0xb00000dc)
#define R_VECT_MASK_SET__usb__BITNR 31
#define R_VECT_MASK_SET__usb__WIDTH 1
#define R_VECT_MASK_SET__usb__set 1
#define R_VECT_MASK_SET__usb__nop 0
#define R_VECT_MASK_SET__dma9__BITNR 25
#define R_VECT_MASK_SET__dma9__WIDTH 1
#define R_VECT_MASK_SET__dma9__set 1
#define R_VECT_MASK_SET__dma9__nop 0
#define R_VECT_MASK_SET__dma8__BITNR 24
#define R_VECT_MASK_SET__dma8__WIDTH 1
#define R_VECT_MASK_SET__dma8__set 1
#define R_VECT_MASK_SET__dma8__nop 0
#define R_VECT_MASK_SET__dma7__BITNR 23
#define R_VECT_MASK_SET__dma7__WIDTH 1
#define R_VECT_MASK_SET__dma7__set 1
#define R_VECT_MASK_SET__dma7__nop 0
#define R_VECT_MASK_SET__dma6__BITNR 22
#define R_VECT_MASK_SET__dma6__WIDTH 1
#define R_VECT_MASK_SET__dma6__set 1
#define R_VECT_MASK_SET__dma6__nop 0
#define R_VECT_MASK_SET__dma5__BITNR 21
#define R_VECT_MASK_SET__dma5__WIDTH 1
#define R_VECT_MASK_SET__dma5__set 1
#define R_VECT_MASK_SET__dma5__nop 0
#define R_VECT_MASK_SET__dma4__BITNR 20
#define R_VECT_MASK_SET__dma4__WIDTH 1
#define R_VECT_MASK_SET__dma4__set 1
#define R_VECT_MASK_SET__dma4__nop 0
#define R_VECT_MASK_SET__dma3__BITNR 19
#define R_VECT_MASK_SET__dma3__WIDTH 1
#define R_VECT_MASK_SET__dma3__set 1
#define R_VECT_MASK_SET__dma3__nop 0
#define R_VECT_MASK_SET__dma2__BITNR 18
#define R_VECT_MASK_SET__dma2__WIDTH 1
#define R_VECT_MASK_SET__dma2__set 1
#define R_VECT_MASK_SET__dma2__nop 0
#define R_VECT_MASK_SET__dma1__BITNR 17
#define R_VECT_MASK_SET__dma1__WIDTH 1
#define R_VECT_MASK_SET__dma1__set 1
#define R_VECT_MASK_SET__dma1__nop 0
#define R_VECT_MASK_SET__dma0__BITNR 16
#define R_VECT_MASK_SET__dma0__WIDTH 1
#define R_VECT_MASK_SET__dma0__set 1
#define R_VECT_MASK_SET__dma0__nop 0
#define R_VECT_MASK_SET__ext_dma1__BITNR 13
#define R_VECT_MASK_SET__ext_dma1__WIDTH 1
#define R_VECT_MASK_SET__ext_dma1__set 1
#define R_VECT_MASK_SET__ext_dma1__nop 0
#define R_VECT_MASK_SET__ext_dma0__BITNR 12
#define R_VECT_MASK_SET__ext_dma0__WIDTH 1
#define R_VECT_MASK_SET__ext_dma0__set 1
#define R_VECT_MASK_SET__ext_dma0__nop 0
#define R_VECT_MASK_SET__pa__BITNR 11
#define R_VECT_MASK_SET__pa__WIDTH 1
#define R_VECT_MASK_SET__pa__set 1
#define R_VECT_MASK_SET__pa__nop 0
#define R_VECT_MASK_SET__irq_intnr__BITNR 10
#define R_VECT_MASK_SET__irq_intnr__WIDTH 1
#define R_VECT_MASK_SET__irq_intnr__set 1
#define R_VECT_MASK_SET__irq_intnr__nop 0
#define R_VECT_MASK_SET__sw__BITNR 9
#define R_VECT_MASK_SET__sw__WIDTH 1
#define R_VECT_MASK_SET__sw__set 1
#define R_VECT_MASK_SET__sw__nop 0
#define R_VECT_MASK_SET__serial__BITNR 8
#define R_VECT_MASK_SET__serial__WIDTH 1
#define R_VECT_MASK_SET__serial__set 1
#define R_VECT_MASK_SET__serial__nop 0
#define R_VECT_MASK_SET__snmp__BITNR 7
#define R_VECT_MASK_SET__snmp__WIDTH 1
#define R_VECT_MASK_SET__snmp__set 1
#define R_VECT_MASK_SET__snmp__nop 0
#define R_VECT_MASK_SET__network__BITNR 6
#define R_VECT_MASK_SET__network__WIDTH 1
#define R_VECT_MASK_SET__network__set 1
#define R_VECT_MASK_SET__network__nop 0
#define R_VECT_MASK_SET__scsi1__BITNR 5
#define R_VECT_MASK_SET__scsi1__WIDTH 1
#define R_VECT_MASK_SET__scsi1__set 1
#define R_VECT_MASK_SET__scsi1__nop 0
#define R_VECT_MASK_SET__par1__BITNR 5
#define R_VECT_MASK_SET__par1__WIDTH 1
#define R_VECT_MASK_SET__par1__set 1
#define R_VECT_MASK_SET__par1__nop 0
#define R_VECT_MASK_SET__scsi0__BITNR 4
#define R_VECT_MASK_SET__scsi0__WIDTH 1
#define R_VECT_MASK_SET__scsi0__set 1
#define R_VECT_MASK_SET__scsi0__nop 0
#define R_VECT_MASK_SET__par0__BITNR 4
#define R_VECT_MASK_SET__par0__WIDTH 1
#define R_VECT_MASK_SET__par0__set 1
#define R_VECT_MASK_SET__par0__nop 0
#define R_VECT_MASK_SET__ata__BITNR 4
#define R_VECT_MASK_SET__ata__WIDTH 1
#define R_VECT_MASK_SET__ata__set 1
#define R_VECT_MASK_SET__ata__nop 0
#define R_VECT_MASK_SET__mio__BITNR 4
#define R_VECT_MASK_SET__mio__WIDTH 1
#define R_VECT_MASK_SET__mio__set 1
#define R_VECT_MASK_SET__mio__nop 0
#define R_VECT_MASK_SET__timer1__BITNR 3
#define R_VECT_MASK_SET__timer1__WIDTH 1
#define R_VECT_MASK_SET__timer1__set 1
#define R_VECT_MASK_SET__timer1__nop 0
#define R_VECT_MASK_SET__timer0__BITNR 2
#define R_VECT_MASK_SET__timer0__WIDTH 1
#define R_VECT_MASK_SET__timer0__set 1
#define R_VECT_MASK_SET__timer0__nop 0
#define R_VECT_MASK_SET__nmi__BITNR 1
#define R_VECT_MASK_SET__nmi__WIDTH 1
#define R_VECT_MASK_SET__nmi__set 1
#define R_VECT_MASK_SET__nmi__nop 0
#define R_VECT_MASK_SET__some__BITNR 0
#define R_VECT_MASK_SET__some__WIDTH 1
#define R_VECT_MASK_SET__some__set 1
#define R_VECT_MASK_SET__some__nop 0

/*
!* DMA registers
!*/

#define R_SET_EOP (IO_TYPECAST_UDWORD 0xb000003c)
#define R_SET_EOP__ch9_eop__BITNR 3
#define R_SET_EOP__ch9_eop__WIDTH 1
#define R_SET_EOP__ch9_eop__set 1
#define R_SET_EOP__ch9_eop__nop 0
#define R_SET_EOP__ch7_eop__BITNR 2
#define R_SET_EOP__ch7_eop__WIDTH 1
#define R_SET_EOP__ch7_eop__set 1
#define R_SET_EOP__ch7_eop__nop 0
#define R_SET_EOP__ch5_eop__BITNR 1
#define R_SET_EOP__ch5_eop__WIDTH 1
#define R_SET_EOP__ch5_eop__set 1
#define R_SET_EOP__ch5_eop__nop 0
#define R_SET_EOP__ch3_eop__BITNR 0
#define R_SET_EOP__ch3_eop__WIDTH 1
#define R_SET_EOP__ch3_eop__set 1
#define R_SET_EOP__ch3_eop__nop 0

#define R_DMA_CH0_HWSW (IO_TYPECAST_UDWORD 0xb0000100)
#define R_DMA_CH0_HWSW__hw__BITNR 16
#define R_DMA_CH0_HWSW__hw__WIDTH 16
#define R_DMA_CH0_HWSW__sw__BITNR 0
#define R_DMA_CH0_HWSW__sw__WIDTH 16

#define R_DMA_CH0_DESCR (IO_TYPECAST_UDWORD 0xb000010c)
#define R_DMA_CH0_DESCR__descr__BITNR 0
#define R_DMA_CH0_DESCR__descr__WIDTH 32

#define R_DMA_CH0_NEXT (IO_TYPECAST_UDWORD 0xb0000104)
#define R_DMA_CH0_NEXT__next__BITNR 0
#define R_DMA_CH0_NEXT__next__WIDTH 32

#define R_DMA_CH0_BUF (IO_TYPECAST_UDWORD 0xb0000108)
#define R_DMA_CH0_BUF__buf__BITNR 0
#define R_DMA_CH0_BUF__buf__WIDTH 32

#define R_DMA_CH0_FIRST (IO_TYPECAST_UDWORD 0xb00001a0)
#define R_DMA_CH0_FIRST__first__BITNR 0
#define R_DMA_CH0_FIRST__first__WIDTH 32

#define R_DMA_CH0_CMD (IO_TYPECAST_BYTE 0xb00001d0)
#define R_DMA_CH0_CMD__cmd__BITNR 0
#define R_DMA_CH0_CMD__cmd__WIDTH 3
#define R_DMA_CH0_CMD__cmd__hold 0
#define R_DMA_CH0_CMD__cmd__start 1
#define R_DMA_CH0_CMD__cmd__restart 3
#define R_DMA_CH0_CMD__cmd__continue 3
#define R_DMA_CH0_CMD__cmd__reset 4

#define R_DMA_CH0_CLR_INTR (IO_TYPECAST_BYTE 0xb00001d1)
#define R_DMA_CH0_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH0_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH0_CLR_INTR__clr_eop__do 1
#define R_DMA_CH0_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH0_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH0_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH0_CLR_INTR__clr_descr__do 1
#define R_DMA_CH0_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH0_STATUS (IO_TYPECAST_RO_BYTE 0xb00001d2)
#define R_DMA_CH0_STATUS__avail__BITNR 0
#define R_DMA_CH0_STATUS__avail__WIDTH 7

#define R_DMA_CH1_HWSW (IO_TYPECAST_UDWORD 0xb0000110)
#define R_DMA_CH1_HWSW__hw__BITNR 16
#define R_DMA_CH1_HWSW__hw__WIDTH 16
#define R_DMA_CH1_HWSW__sw__BITNR 0
#define R_DMA_CH1_HWSW__sw__WIDTH 16

#define R_DMA_CH1_DESCR (IO_TYPECAST_UDWORD 0xb000011c)
#define R_DMA_CH1_DESCR__descr__BITNR 0
#define R_DMA_CH1_DESCR__descr__WIDTH 32

#define R_DMA_CH1_NEXT (IO_TYPECAST_UDWORD 0xb0000114)
#define R_DMA_CH1_NEXT__next__BITNR 0
#define R_DMA_CH1_NEXT__next__WIDTH 32

#define R_DMA_CH1_BUF (IO_TYPECAST_UDWORD 0xb0000118)
#define R_DMA_CH1_BUF__buf__BITNR 0
#define R_DMA_CH1_BUF__buf__WIDTH 32

#define R_DMA_CH1_FIRST (IO_TYPECAST_UDWORD 0xb00001a4)
#define R_DMA_CH1_FIRST__first__BITNR 0
#define R_DMA_CH1_FIRST__first__WIDTH 32

#define R_DMA_CH1_CMD (IO_TYPECAST_BYTE 0xb00001d4)
#define R_DMA_CH1_CMD__cmd__BITNR 0
#define R_DMA_CH1_CMD__cmd__WIDTH 3
#define R_DMA_CH1_CMD__cmd__hold 0
#define R_DMA_CH1_CMD__cmd__start 1
#define R_DMA_CH1_CMD__cmd__restart 3
#define R_DMA_CH1_CMD__cmd__continue 3
#define R_DMA_CH1_CMD__cmd__reset 4

#define R_DMA_CH1_CLR_INTR (IO_TYPECAST_BYTE 0xb00001d5)
#define R_DMA_CH1_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH1_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH1_CLR_INTR__clr_eop__do 1
#define R_DMA_CH1_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH1_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH1_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH1_CLR_INTR__clr_descr__do 1
#define R_DMA_CH1_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH1_STATUS (IO_TYPECAST_RO_BYTE 0xb00001d6)
#define R_DMA_CH1_STATUS__avail__BITNR 0
#define R_DMA_CH1_STATUS__avail__WIDTH 7

#define R_DMA_CH2_HWSW (IO_TYPECAST_UDWORD 0xb0000120)
#define R_DMA_CH2_HWSW__hw__BITNR 16
#define R_DMA_CH2_HWSW__hw__WIDTH 16
#define R_DMA_CH2_HWSW__sw__BITNR 0
#define R_DMA_CH2_HWSW__sw__WIDTH 16

#define R_DMA_CH2_DESCR (IO_TYPECAST_UDWORD 0xb000012c)
#define R_DMA_CH2_DESCR__descr__BITNR 0
#define R_DMA_CH2_DESCR__descr__WIDTH 32

#define R_DMA_CH2_NEXT (IO_TYPECAST_UDWORD 0xb0000124)
#define R_DMA_CH2_NEXT__next__BITNR 0
#define R_DMA_CH2_NEXT__next__WIDTH 32

#define R_DMA_CH2_BUF (IO_TYPECAST_UDWORD 0xb0000128)
#define R_DMA_CH2_BUF__buf__BITNR 0
#define R_DMA_CH2_BUF__buf__WIDTH 32

#define R_DMA_CH2_FIRST (IO_TYPECAST_UDWORD 0xb00001a8)
#define R_DMA_CH2_FIRST__first__BITNR 0
#define R_DMA_CH2_FIRST__first__WIDTH 32

#define R_DMA_CH2_CMD (IO_TYPECAST_BYTE 0xb00001d8)
#define R_DMA_CH2_CMD__cmd__BITNR 0
#define R_DMA_CH2_CMD__cmd__WIDTH 3
#define R_DMA_CH2_CMD__cmd__hold 0
#define R_DMA_CH2_CMD__cmd__start 1
#define R_DMA_CH2_CMD__cmd__restart 3
#define R_DMA_CH2_CMD__cmd__continue 3
#define R_DMA_CH2_CMD__cmd__reset 4

#define R_DMA_CH2_CLR_INTR (IO_TYPECAST_BYTE 0xb00001d9)
#define R_DMA_CH2_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH2_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH2_CLR_INTR__clr_eop__do 1
#define R_DMA_CH2_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH2_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH2_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH2_CLR_INTR__clr_descr__do 1
#define R_DMA_CH2_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH2_STATUS (IO_TYPECAST_RO_BYTE 0xb00001da)
#define R_DMA_CH2_STATUS__avail__BITNR 0
#define R_DMA_CH2_STATUS__avail__WIDTH 7

#define R_DMA_CH3_HWSW (IO_TYPECAST_UDWORD 0xb0000130)
#define R_DMA_CH3_HWSW__hw__BITNR 16
#define R_DMA_CH3_HWSW__hw__WIDTH 16
#define R_DMA_CH3_HWSW__sw__BITNR 0
#define R_DMA_CH3_HWSW__sw__WIDTH 16

#define R_DMA_CH3_DESCR (IO_TYPECAST_UDWORD 0xb000013c)
#define R_DMA_CH3_DESCR__descr__BITNR 0
#define R_DMA_CH3_DESCR__descr__WIDTH 32

#define R_DMA_CH3_NEXT (IO_TYPECAST_UDWORD 0xb0000134)
#define R_DMA_CH3_NEXT__next__BITNR 0
#define R_DMA_CH3_NEXT__next__WIDTH 32

#define R_DMA_CH3_BUF (IO_TYPECAST_UDWORD 0xb0000138)
#define R_DMA_CH3_BUF__buf__BITNR 0
#define R_DMA_CH3_BUF__buf__WIDTH 32

#define R_DMA_CH3_FIRST (IO_TYPECAST_UDWORD 0xb00001ac)
#define R_DMA_CH3_FIRST__first__BITNR 0
#define R_DMA_CH3_FIRST__first__WIDTH 32

#define R_DMA_CH3_CMD (IO_TYPECAST_BYTE 0xb00001dc)
#define R_DMA_CH3_CMD__cmd__BITNR 0
#define R_DMA_CH3_CMD__cmd__WIDTH 3
#define R_DMA_CH3_CMD__cmd__hold 0
#define R_DMA_CH3_CMD__cmd__start 1
#define R_DMA_CH3_CMD__cmd__restart 3
#define R_DMA_CH3_CMD__cmd__continue 3
#define R_DMA_CH3_CMD__cmd__reset 4

#define R_DMA_CH3_CLR_INTR (IO_TYPECAST_BYTE 0xb00001dd)
#define R_DMA_CH3_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH3_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH3_CLR_INTR__clr_eop__do 1
#define R_DMA_CH3_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH3_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH3_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH3_CLR_INTR__clr_descr__do 1
#define R_DMA_CH3_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH3_STATUS (IO_TYPECAST_RO_BYTE 0xb00001de)
#define R_DMA_CH3_STATUS__avail__BITNR 0
#define R_DMA_CH3_STATUS__avail__WIDTH 7

#define R_DMA_CH4_HWSW (IO_TYPECAST_UDWORD 0xb0000140)
#define R_DMA_CH4_HWSW__hw__BITNR 16
#define R_DMA_CH4_HWSW__hw__WIDTH 16
#define R_DMA_CH4_HWSW__sw__BITNR 0
#define R_DMA_CH4_HWSW__sw__WIDTH 16

#define R_DMA_CH4_DESCR (IO_TYPECAST_UDWORD 0xb000014c)
#define R_DMA_CH4_DESCR__descr__BITNR 0
#define R_DMA_CH4_DESCR__descr__WIDTH 32

#define R_DMA_CH4_NEXT (IO_TYPECAST_UDWORD 0xb0000144)
#define R_DMA_CH4_NEXT__next__BITNR 0
#define R_DMA_CH4_NEXT__next__WIDTH 32

#define R_DMA_CH4_BUF (IO_TYPECAST_UDWORD 0xb0000148)
#define R_DMA_CH4_BUF__buf__BITNR 0
#define R_DMA_CH4_BUF__buf__WIDTH 32

#define R_DMA_CH4_FIRST (IO_TYPECAST_UDWORD 0xb00001b0)
#define R_DMA_CH4_FIRST__first__BITNR 0
#define R_DMA_CH4_FIRST__first__WIDTH 32

#define R_DMA_CH4_CMD (IO_TYPECAST_BYTE 0xb00001e0)
#define R_DMA_CH4_CMD__cmd__BITNR 0
#define R_DMA_CH4_CMD__cmd__WIDTH 3
#define R_DMA_CH4_CMD__cmd__hold 0
#define R_DMA_CH4_CMD__cmd__start 1
#define R_DMA_CH4_CMD__cmd__restart 3
#define R_DMA_CH4_CMD__cmd__continue 3
#define R_DMA_CH4_CMD__cmd__reset 4

#define R_DMA_CH4_CLR_INTR (IO_TYPECAST_BYTE 0xb00001e1)
#define R_DMA_CH4_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH4_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH4_CLR_INTR__clr_eop__do 1
#define R_DMA_CH4_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH4_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH4_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH4_CLR_INTR__clr_descr__do 1
#define R_DMA_CH4_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH4_STATUS (IO_TYPECAST_RO_BYTE 0xb00001e2)
#define R_DMA_CH4_STATUS__avail__BITNR 0
#define R_DMA_CH4_STATUS__avail__WIDTH 7

#define R_DMA_CH5_HWSW (IO_TYPECAST_UDWORD 0xb0000150)
#define R_DMA_CH5_HWSW__hw__BITNR 16
#define R_DMA_CH5_HWSW__hw__WIDTH 16
#define R_DMA_CH5_HWSW__sw__BITNR 0
#define R_DMA_CH5_HWSW__sw__WIDTH 16

#define R_DMA_CH5_DESCR (IO_TYPECAST_UDWORD 0xb000015c)
#define R_DMA_CH5_DESCR__descr__BITNR 0
#define R_DMA_CH5_DESCR__descr__WIDTH 32

#define R_DMA_CH5_NEXT (IO_TYPECAST_UDWORD 0xb0000154)
#define R_DMA_CH5_NEXT__next__BITNR 0
#define R_DMA_CH5_NEXT__next__WIDTH 32

#define R_DMA_CH5_BUF (IO_TYPECAST_UDWORD 0xb0000158)
#define R_DMA_CH5_BUF__buf__BITNR 0
#define R_DMA_CH5_BUF__buf__WIDTH 32

#define R_DMA_CH5_FIRST (IO_TYPECAST_UDWORD 0xb00001b4)
#define R_DMA_CH5_FIRST__first__BITNR 0
#define R_DMA_CH5_FIRST__first__WIDTH 32

#define R_DMA_CH5_CMD (IO_TYPECAST_BYTE 0xb00001e4)
#define R_DMA_CH5_CMD__cmd__BITNR 0
#define R_DMA_CH5_CMD__cmd__WIDTH 3
#define R_DMA_CH5_CMD__cmd__hold 0
#define R_DMA_CH5_CMD__cmd__start 1
#define R_DMA_CH5_CMD__cmd__restart 3
#define R_DMA_CH5_CMD__cmd__continue 3
#define R_DMA_CH5_CMD__cmd__reset 4

#define R_DMA_CH5_CLR_INTR (IO_TYPECAST_BYTE 0xb00001e5)
#define R_DMA_CH5_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH5_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH5_CLR_INTR__clr_eop__do 1
#define R_DMA_CH5_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH5_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH5_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH5_CLR_INTR__clr_descr__do 1
#define R_DMA_CH5_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH5_STATUS (IO_TYPECAST_RO_BYTE 0xb00001e6)
#define R_DMA_CH5_STATUS__avail__BITNR 0
#define R_DMA_CH5_STATUS__avail__WIDTH 7

#define R_DMA_CH6_HWSW (IO_TYPECAST_UDWORD 0xb0000160)
#define R_DMA_CH6_HWSW__hw__BITNR 16
#define R_DMA_CH6_HWSW__hw__WIDTH 16
#define R_DMA_CH6_HWSW__sw__BITNR 0
#define R_DMA_CH6_HWSW__sw__WIDTH 16

#define R_DMA_CH6_DESCR (IO_TYPECAST_UDWORD 0xb000016c)
#define R_DMA_CH6_DESCR__descr__BITNR 0
#define R_DMA_CH6_DESCR__descr__WIDTH 32

#define R_DMA_CH6_NEXT (IO_TYPECAST_UDWORD 0xb0000164)
#define R_DMA_CH6_NEXT__next__BITNR 0
#define R_DMA_CH6_NEXT__next__WIDTH 32

#define R_DMA_CH6_BUF (IO_TYPECAST_UDWORD 0xb0000168)
#define R_DMA_CH6_BUF__buf__BITNR 0
#define R_DMA_CH6_BUF__buf__WIDTH 32

#define R_DMA_CH6_FIRST (IO_TYPECAST_UDWORD 0xb00001b8)
#define R_DMA_CH6_FIRST__first__BITNR 0
#define R_DMA_CH6_FIRST__first__WIDTH 32

#define R_DMA_CH6_CMD (IO_TYPECAST_BYTE 0xb00001e8)
#define R_DMA_CH6_CMD__cmd__BITNR 0
#define R_DMA_CH6_CMD__cmd__WIDTH 3
#define R_DMA_CH6_CMD__cmd__hold 0
#define R_DMA_CH6_CMD__cmd__start 1
#define R_DMA_CH6_CMD__cmd__restart 3
#define R_DMA_CH6_CMD__cmd__continue 3
#define R_DMA_CH6_CMD__cmd__reset 4

#define R_DMA_CH6_CLR_INTR (IO_TYPECAST_BYTE 0xb00001e9)
#define R_DMA_CH6_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH6_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH6_CLR_INTR__clr_eop__do 1
#define R_DMA_CH6_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH6_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH6_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH6_CLR_INTR__clr_descr__do 1
#define R_DMA_CH6_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH6_STATUS (IO_TYPECAST_RO_BYTE 0xb00001ea)
#define R_DMA_CH6_STATUS__avail__BITNR 0
#define R_DMA_CH6_STATUS__avail__WIDTH 7

#define R_DMA_CH7_HWSW (IO_TYPECAST_UDWORD 0xb0000170)
#define R_DMA_CH7_HWSW__hw__BITNR 16
#define R_DMA_CH7_HWSW__hw__WIDTH 16
#define R_DMA_CH7_HWSW__sw__BITNR 0
#define R_DMA_CH7_HWSW__sw__WIDTH 16

#define R_DMA_CH7_DESCR (IO_TYPECAST_UDWORD 0xb000017c)
#define R_DMA_CH7_DESCR__descr__BITNR 0
#define R_DMA_CH7_DESCR__descr__WIDTH 32

#define R_DMA_CH7_NEXT (IO_TYPECAST_UDWORD 0xb0000174)
#define R_DMA_CH7_NEXT__next__BITNR 0
#define R_DMA_CH7_NEXT__next__WIDTH 32

#define R_DMA_CH7_BUF (IO_TYPECAST_UDWORD 0xb0000178)
#define R_DMA_CH7_BUF__buf__BITNR 0
#define R_DMA_CH7_BUF__buf__WIDTH 32

#define R_DMA_CH7_FIRST (IO_TYPECAST_UDWORD 0xb00001bc)
#define R_DMA_CH7_FIRST__first__BITNR 0
#define R_DMA_CH7_FIRST__first__WIDTH 32

#define R_DMA_CH7_CMD (IO_TYPECAST_BYTE 0xb00001ec)
#define R_DMA_CH7_CMD__cmd__BITNR 0
#define R_DMA_CH7_CMD__cmd__WIDTH 3
#define R_DMA_CH7_CMD__cmd__hold 0
#define R_DMA_CH7_CMD__cmd__start 1
#define R_DMA_CH7_CMD__cmd__restart 3
#define R_DMA_CH7_CMD__cmd__continue 3
#define R_DMA_CH7_CMD__cmd__reset 4

#define R_DMA_CH7_CLR_INTR (IO_TYPECAST_BYTE 0xb00001ed)
#define R_DMA_CH7_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH7_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH7_CLR_INTR__clr_eop__do 1
#define R_DMA_CH7_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH7_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH7_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH7_CLR_INTR__clr_descr__do 1
#define R_DMA_CH7_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH7_STATUS (IO_TYPECAST_RO_BYTE 0xb00001ee)
#define R_DMA_CH7_STATUS__avail__BITNR 0
#define R_DMA_CH7_STATUS__avail__WIDTH 7

#define R_DMA_CH8_HWSW (IO_TYPECAST_UDWORD 0xb0000180)
#define R_DMA_CH8_HWSW__hw__BITNR 16
#define R_DMA_CH8_HWSW__hw__WIDTH 16
#define R_DMA_CH8_HWSW__sw__BITNR 0
#define R_DMA_CH8_HWSW__sw__WIDTH 16

#define R_DMA_CH8_DESCR (IO_TYPECAST_UDWORD 0xb000018c)
#define R_DMA_CH8_DESCR__descr__BITNR 0
#define R_DMA_CH8_DESCR__descr__WIDTH 32

#define R_DMA_CH8_NEXT (IO_TYPECAST_UDWORD 0xb0000184)
#define R_DMA_CH8_NEXT__next__BITNR 0
#define R_DMA_CH8_NEXT__next__WIDTH 32

#define R_DMA_CH8_BUF (IO_TYPECAST_UDWORD 0xb0000188)
#define R_DMA_CH8_BUF__buf__BITNR 0
#define R_DMA_CH8_BUF__buf__WIDTH 32

#define R_DMA_CH8_FIRST (IO_TYPECAST_UDWORD 0xb00001c0)
#define R_DMA_CH8_FIRST__first__BITNR 0
#define R_DMA_CH8_FIRST__first__WIDTH 32

#define R_DMA_CH8_CMD (IO_TYPECAST_BYTE 0xb00001f0)
#define R_DMA_CH8_CMD__cmd__BITNR 0
#define R_DMA_CH8_CMD__cmd__WIDTH 3
#define R_DMA_CH8_CMD__cmd__hold 0
#define R_DMA_CH8_CMD__cmd__start 1
#define R_DMA_CH8_CMD__cmd__restart 3
#define R_DMA_CH8_CMD__cmd__continue 3
#define R_DMA_CH8_CMD__cmd__reset 4

#define R_DMA_CH8_CLR_INTR (IO_TYPECAST_BYTE 0xb00001f1)
#define R_DMA_CH8_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH8_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH8_CLR_INTR__clr_eop__do 1
#define R_DMA_CH8_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH8_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH8_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH8_CLR_INTR__clr_descr__do 1
#define R_DMA_CH8_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH8_STATUS (IO_TYPECAST_RO_BYTE 0xb00001f2)
#define R_DMA_CH8_STATUS__avail__BITNR 0
#define R_DMA_CH8_STATUS__avail__WIDTH 7

#define R_DMA_CH8_SUB (IO_TYPECAST_UDWORD 0xb000018c)
#define R_DMA_CH8_SUB__sub__BITNR 0
#define R_DMA_CH8_SUB__sub__WIDTH 32

#define R_DMA_CH8_NEP (IO_TYPECAST_UDWORD 0xb00001c0)
#define R_DMA_CH8_NEP__nep__BITNR 0
#define R_DMA_CH8_NEP__nep__WIDTH 32

#define R_DMA_CH8_SUB0_EP (IO_TYPECAST_UDWORD 0xb00001c8)
#define R_DMA_CH8_SUB0_EP__ep__BITNR 0
#define R_DMA_CH8_SUB0_EP__ep__WIDTH 32

#define R_DMA_CH8_SUB0_CMD (IO_TYPECAST_BYTE 0xb00001d3)
#define R_DMA_CH8_SUB0_CMD__cmd__BITNR 0
#define R_DMA_CH8_SUB0_CMD__cmd__WIDTH 1
#define R_DMA_CH8_SUB0_CMD__cmd__stop 0
#define R_DMA_CH8_SUB0_CMD__cmd__start 1

#define R_DMA_CH8_SUB0_CLR_INTR (IO_TYPECAST_BYTE 0xb00001e3)
#define R_DMA_CH8_SUB0_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH8_SUB0_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH8_SUB0_CLR_INTR__clr_descr__dont 0
#define R_DMA_CH8_SUB0_CLR_INTR__clr_descr__do 1

#define R_DMA_CH8_SUB1_EP (IO_TYPECAST_UDWORD 0xb00001cc)
#define R_DMA_CH8_SUB1_EP__ep__BITNR 0
#define R_DMA_CH8_SUB1_EP__ep__WIDTH 32

#define R_DMA_CH8_SUB1_CMD (IO_TYPECAST_BYTE 0xb00001d7)
#define R_DMA_CH8_SUB1_CMD__cmd__BITNR 0
#define R_DMA_CH8_SUB1_CMD__cmd__WIDTH 1
#define R_DMA_CH8_SUB1_CMD__cmd__stop 0
#define R_DMA_CH8_SUB1_CMD__cmd__start 1

#define R_DMA_CH8_SUB1_CLR_INTR (IO_TYPECAST_BYTE 0xb00001e7)
#define R_DMA_CH8_SUB1_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH8_SUB1_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH8_SUB1_CLR_INTR__clr_descr__dont 0
#define R_DMA_CH8_SUB1_CLR_INTR__clr_descr__do 1

#define R_DMA_CH8_SUB2_EP (IO_TYPECAST_UDWORD 0xb00001f8)
#define R_DMA_CH8_SUB2_EP__ep__BITNR 0
#define R_DMA_CH8_SUB2_EP__ep__WIDTH 32

#define R_DMA_CH8_SUB2_CMD (IO_TYPECAST_BYTE 0xb00001db)
#define R_DMA_CH8_SUB2_CMD__cmd__BITNR 0
#define R_DMA_CH8_SUB2_CMD__cmd__WIDTH 1
#define R_DMA_CH8_SUB2_CMD__cmd__stop 0
#define R_DMA_CH8_SUB2_CMD__cmd__start 1

#define R_DMA_CH8_SUB2_CLR_INTR (IO_TYPECAST_BYTE 0xb00001eb)
#define R_DMA_CH8_SUB2_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH8_SUB2_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH8_SUB2_CLR_INTR__clr_descr__dont 0
#define R_DMA_CH8_SUB2_CLR_INTR__clr_descr__do 1

#define R_DMA_CH8_SUB3_EP (IO_TYPECAST_UDWORD 0xb00001fc)
#define R_DMA_CH8_SUB3_EP__ep__BITNR 0
#define R_DMA_CH8_SUB3_EP__ep__WIDTH 32

#define R_DMA_CH8_SUB3_CMD (IO_TYPECAST_BYTE 0xb00001df)
#define R_DMA_CH8_SUB3_CMD__cmd__BITNR 0
#define R_DMA_CH8_SUB3_CMD__cmd__WIDTH 1
#define R_DMA_CH8_SUB3_CMD__cmd__stop 0
#define R_DMA_CH8_SUB3_CMD__cmd__start 1

#define R_DMA_CH8_SUB3_CLR_INTR (IO_TYPECAST_BYTE 0xb00001ef)
#define R_DMA_CH8_SUB3_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH8_SUB3_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH8_SUB3_CLR_INTR__clr_descr__dont 0
#define R_DMA_CH8_SUB3_CLR_INTR__clr_descr__do 1

#define R_DMA_CH9_HWSW (IO_TYPECAST_UDWORD 0xb0000190)
#define R_DMA_CH9_HWSW__hw__BITNR 16
#define R_DMA_CH9_HWSW__hw__WIDTH 16
#define R_DMA_CH9_HWSW__sw__BITNR 0
#define R_DMA_CH9_HWSW__sw__WIDTH 16

#define R_DMA_CH9_DESCR (IO_TYPECAST_UDWORD 0xb000019c)
#define R_DMA_CH9_DESCR__descr__BITNR 0
#define R_DMA_CH9_DESCR__descr__WIDTH 32

#define R_DMA_CH9_NEXT (IO_TYPECAST_UDWORD 0xb0000194)
#define R_DMA_CH9_NEXT__next__BITNR 0
#define R_DMA_CH9_NEXT__next__WIDTH 32

#define R_DMA_CH9_BUF (IO_TYPECAST_UDWORD 0xb0000198)
#define R_DMA_CH9_BUF__buf__BITNR 0
#define R_DMA_CH9_BUF__buf__WIDTH 32

#define R_DMA_CH9_FIRST (IO_TYPECAST_UDWORD 0xb00001c4)
#define R_DMA_CH9_FIRST__first__BITNR 0
#define R_DMA_CH9_FIRST__first__WIDTH 32

#define R_DMA_CH9_CMD (IO_TYPECAST_BYTE 0xb00001f4)
#define R_DMA_CH9_CMD__cmd__BITNR 0
#define R_DMA_CH9_CMD__cmd__WIDTH 3
#define R_DMA_CH9_CMD__cmd__hold 0
#define R_DMA_CH9_CMD__cmd__start 1
#define R_DMA_CH9_CMD__cmd__restart 3
#define R_DMA_CH9_CMD__cmd__continue 3
#define R_DMA_CH9_CMD__cmd__reset 4

#define R_DMA_CH9_CLR_INTR (IO_TYPECAST_BYTE 0xb00001f5)
#define R_DMA_CH9_CLR_INTR__clr_eop__BITNR 1
#define R_DMA_CH9_CLR_INTR__clr_eop__WIDTH 1
#define R_DMA_CH9_CLR_INTR__clr_eop__do 1
#define R_DMA_CH9_CLR_INTR__clr_eop__dont 0
#define R_DMA_CH9_CLR_INTR__clr_descr__BITNR 0
#define R_DMA_CH9_CLR_INTR__clr_descr__WIDTH 1
#define R_DMA_CH9_CLR_INTR__clr_descr__do 1
#define R_DMA_CH9_CLR_INTR__clr_descr__dont 0

#define R_DMA_CH9_STATUS (IO_TYPECAST_RO_BYTE 0xb00001f6)
#define R_DMA_CH9_STATUS__avail__BITNR 0
#define R_DMA_CH9_STATUS__avail__WIDTH 7

/*
!* Test mode registers
!*/

#define R_TEST_MODE (IO_TYPECAST_UDWORD 0xb00000fc)
#define R_TEST_MODE__single_step__BITNR 19
#define R_TEST_MODE__single_step__WIDTH 1
#define R_TEST_MODE__single_step__on 1
#define R_TEST_MODE__single_step__off 0
#define R_TEST_MODE__step_wr__BITNR 18
#define R_TEST_MODE__step_wr__WIDTH 1
#define R_TEST_MODE__step_wr__on 1
#define R_TEST_MODE__step_wr__off 0
#define R_TEST_MODE__step_rd__BITNR 17
#define R_TEST_MODE__step_rd__WIDTH 1
#define R_TEST_MODE__step_rd__on 1
#define R_TEST_MODE__step_rd__off 0
#define R_TEST_MODE__step_fetch__BITNR 16
#define R_TEST_MODE__step_fetch__WIDTH 1
#define R_TEST_MODE__step_fetch__on 1
#define R_TEST_MODE__step_fetch__off 0
#define R_TEST_MODE__mmu_test__BITNR 12
#define R_TEST_MODE__mmu_test__WIDTH 1
#define R_TEST_MODE__mmu_test__on 1
#define R_TEST_MODE__mmu_test__off 0
#define R_TEST_MODE__usb_test__BITNR 11
#define R_TEST_MODE__usb_test__WIDTH 1
#define R_TEST_MODE__usb_test__on 1
#define R_TEST_MODE__usb_test__off 0
#define R_TEST_MODE__scsi_timer_test__BITNR 10
#define R_TEST_MODE__scsi_timer_test__WIDTH 1
#define R_TEST_MODE__scsi_timer_test__on 1
#define R_TEST_MODE__scsi_timer_test__off 0
#define R_TEST_MODE__backoff__BITNR 9
#define R_TEST_MODE__backoff__WIDTH 1
#define R_TEST_MODE__backoff__on 1
#define R_TEST_MODE__backoff__off 0
#define R_TEST_MODE__snmp_test__BITNR 8
#define R_TEST_MODE__snmp_test__WIDTH 1
#define R_TEST_MODE__snmp_test__on 1
#define R_TEST_MODE__snmp_test__off 0
#define R_TEST_MODE__snmp_inc__BITNR 7
#define R_TEST_MODE__snmp_inc__WIDTH 1
#define R_TEST_MODE__snmp_inc__do 1
#define R_TEST_MODE__snmp_inc__dont 0
#define R_TEST_MODE__ser_loop__BITNR 6
#define R_TEST_MODE__ser_loop__WIDTH 1
#define R_TEST_MODE__ser_loop__on 1
#define R_TEST_MODE__ser_loop__off 0
#define R_TEST_MODE__baudrate__BITNR 5
#define R_TEST_MODE__baudrate__WIDTH 1
#define R_TEST_MODE__baudrate__on 1
#define R_TEST_MODE__baudrate__off 0
#define R_TEST_MODE__timer__BITNR 3
#define R_TEST_MODE__timer__WIDTH 2
#define R_TEST_MODE__timer__off 0
#define R_TEST_MODE__timer__even 1
#define R_TEST_MODE__timer__odd 2
#define R_TEST_MODE__timer__all 3
#define R_TEST_MODE__cache_test__BITNR 2
#define R_TEST_MODE__cache_test__WIDTH 1
#define R_TEST_MODE__cache_test__normal 0
#define R_TEST_MODE__cache_test__test 1
#define R_TEST_MODE__tag_test__BITNR 1
#define R_TEST_MODE__tag_test__WIDTH 1
#define R_TEST_MODE__tag_test__normal 0
#define R_TEST_MODE__tag_test__test 1
#define R_TEST_MODE__cache_enable__BITNR 0
#define R_TEST_MODE__cache_enable__WIDTH 1
#define R_TEST_MODE__cache_enable__enable 1
#define R_TEST_MODE__cache_enable__disable 0

#define R_SINGLE_STEP (IO_TYPECAST_BYTE 0xb00000fe)
#define R_SINGLE_STEP__single_step__BITNR 3
#define R_SINGLE_STEP__single_step__WIDTH 1
#define R_SINGLE_STEP__single_step__on 1
#define R_SINGLE_STEP__single_step__off 0
#define R_SINGLE_STEP__step_wr__BITNR 2
#define R_SINGLE_STEP__step_wr__WIDTH 1
#define R_SINGLE_STEP__step_wr__on 1
#define R_SINGLE_STEP__step_wr__off 0
#define R_SINGLE_STEP__step_rd__BITNR 1
#define R_SINGLE_STEP__step_rd__WIDTH 1
#define R_SINGLE_STEP__step_rd__on 1
#define R_SINGLE_STEP__step_rd__off 0
#define R_SINGLE_STEP__step_fetch__BITNR 0
#define R_SINGLE_STEP__step_fetch__WIDTH 1
#define R_SINGLE_STEP__step_fetch__on 1
#define R_SINGLE_STEP__step_fetch__off 0

/*
!* USB interface control registers
!*/

#define R_USB_REVISION (IO_TYPECAST_RO_BYTE 0xb0000200)
#define R_USB_REVISION__major__BITNR 4
#define R_USB_REVISION__major__WIDTH 4
#define R_USB_REVISION__minor__BITNR 0
#define R_USB_REVISION__minor__WIDTH 4

#define R_USB_COMMAND (IO_TYPECAST_BYTE 0xb0000201)
#define R_USB_COMMAND__port_sel__BITNR 6
#define R_USB_COMMAND__port_sel__WIDTH 2
#define R_USB_COMMAND__port_sel__nop 0
#define R_USB_COMMAND__port_sel__port1 1
#define R_USB_COMMAND__port_sel__port2 2
#define R_USB_COMMAND__port_sel__both 3
#define R_USB_COMMAND__port_cmd__BITNR 4
#define R_USB_COMMAND__port_cmd__WIDTH 2
#define R_USB_COMMAND__port_cmd__reset 0
#define R_USB_COMMAND__port_cmd__disable 1
#define R_USB_COMMAND__port_cmd__suspend 2
#define R_USB_COMMAND__port_cmd__resume 3
#define R_USB_COMMAND__busy__BITNR 3
#define R_USB_COMMAND__busy__WIDTH 1
#define R_USB_COMMAND__busy__no 0
#define R_USB_COMMAND__busy__yes 1
#define R_USB_COMMAND__ctrl_cmd__BITNR 0
#define R_USB_COMMAND__ctrl_cmd__WIDTH 3
#define R_USB_COMMAND__ctrl_cmd__nop 0
#define R_USB_COMMAND__ctrl_cmd__reset 1
#define R_USB_COMMAND__ctrl_cmd__deconfig 2
#define R_USB_COMMAND__ctrl_cmd__host_config 3
#define R_USB_COMMAND__ctrl_cmd__dev_config 4
#define R_USB_COMMAND__ctrl_cmd__host_nop 5
#define R_USB_COMMAND__ctrl_cmd__host_run 6
#define R_USB_COMMAND__ctrl_cmd__host_stop 7

#define R_USB_COMMAND_DEV (IO_TYPECAST_BYTE 0xb0000201)
#define R_USB_COMMAND_DEV__port_sel__BITNR 6
#define R_USB_COMMAND_DEV__port_sel__WIDTH 2
#define R_USB_COMMAND_DEV__port_sel__nop 0
#define R_USB_COMMAND_DEV__port_sel__dummy1 1
#define R_USB_COMMAND_DEV__port_sel__dummy2 2
#define R_USB_COMMAND_DEV__port_sel__any 3
#define R_USB_COMMAND_DEV__port_cmd__BITNR 4
#define R_USB_COMMAND_DEV__port_cmd__WIDTH 2
#define R_USB_COMMAND_DEV__port_cmd__active 0
#define R_USB_COMMAND_DEV__port_cmd__passive 1
#define R_USB_COMMAND_DEV__port_cmd__nop 2
#define R_USB_COMMAND_DEV__port_cmd__wakeup 3
#define R_USB_COMMAND_DEV__busy__BITNR 3
#define R_USB_COMMAND_DEV__busy__WIDTH 1
#define R_USB_COMMAND_DEV__busy__no 0
#define R_USB_COMMAND_DEV__busy__yes 1
#define R_USB_COMMAND_DEV__ctrl_cmd__BITNR 0
#define R_USB_COMMAND_DEV__ctrl_cmd__WIDTH 3
#define R_USB_COMMAND_DEV__ctrl_cmd__nop 0
#define R_USB_COMMAND_DEV__ctrl_cmd__reset 1
#define R_USB_COMMAND_DEV__ctrl_cmd__deconfig 2
#define R_USB_COMMAND_DEV__ctrl_cmd__host_config 3
#define R_USB_COMMAND_DEV__ctrl_cmd__dev_config 4
#define R_USB_COMMAND_DEV__ctrl_cmd__dev_active 5
#define R_USB_COMMAND_DEV__ctrl_cmd__dev_passive 6
#define R_USB_COMMAND_DEV__ctrl_cmd__dev_nop 7

#define R_USB_STATUS (IO_TYPECAST_RO_BYTE 0xb0000202)
#define R_USB_STATUS__ourun__BITNR 5
#define R_USB_STATUS__ourun__WIDTH 1
#define R_USB_STATUS__ourun__no 0
#define R_USB_STATUS__ourun__yes 1
#define R_USB_STATUS__perror__BITNR 4
#define R_USB_STATUS__perror__WIDTH 1
#define R_USB_STATUS__perror__no 0
#define R_USB_STATUS__perror__yes 1
#define R_USB_STATUS__device_mode__BITNR 3
#define R_USB_STATUS__device_mode__WIDTH 1
#define R_USB_STATUS__device_mode__no 0
#define R_USB_STATUS__device_mode__yes 1
#define R_USB_STATUS__host_mode__BITNR 2
#define R_USB_STATUS__host_mode__WIDTH 1
#define R_USB_STATUS__host_mode__no 0
#define R_USB_STATUS__host_mode__yes 1
#define R_USB_STATUS__started__BITNR 1
#define R_USB_STATUS__started__WIDTH 1
#define R_USB_STATUS__started__no 0
#define R_USB_STATUS__started__yes 1
#define R_USB_STATUS__running__BITNR 0
#define R_USB_STATUS__running__WIDTH 1
#define R_USB_STATUS__running__no 0
#define R_USB_STATUS__running__yes 1

#define R_USB_IRQ_MASK_SET (IO_TYPECAST_UWORD 0xb0000204)
#define R_USB_IRQ_MASK_SET__iso_eof__BITNR 13
#define R_USB_IRQ_MASK_SET__iso_eof__WIDTH 1
#define R_USB_IRQ_MASK_SET__iso_eof__nop 0
#define R_USB_IRQ_MASK_SET__iso_eof__set 1
#define R_USB_IRQ_MASK_SET__intr_eof__BITNR 12
#define R_USB_IRQ_MASK_SET__intr_eof__WIDTH 1
#define R_USB_IRQ_MASK_SET__intr_eof__nop 0
#define R_USB_IRQ_MASK_SET__intr_eof__set 1
#define R_USB_IRQ_MASK_SET__iso_eot__BITNR 11
#define R_USB_IRQ_MASK_SET__iso_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET__iso_eot__nop 0
#define R_USB_IRQ_MASK_SET__iso_eot__set 1
#define R_USB_IRQ_MASK_SET__intr_eot__BITNR 10
#define R_USB_IRQ_MASK_SET__intr_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET__intr_eot__nop 0
#define R_USB_IRQ_MASK_SET__intr_eot__set 1
#define R_USB_IRQ_MASK_SET__ctl_eot__BITNR 9
#define R_USB_IRQ_MASK_SET__ctl_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET__ctl_eot__nop 0
#define R_USB_IRQ_MASK_SET__ctl_eot__set 1
#define R_USB_IRQ_MASK_SET__bulk_eot__BITNR 8
#define R_USB_IRQ_MASK_SET__bulk_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET__bulk_eot__nop 0
#define R_USB_IRQ_MASK_SET__bulk_eot__set 1
#define R_USB_IRQ_MASK_SET__epid_attn__BITNR 3
#define R_USB_IRQ_MASK_SET__epid_attn__WIDTH 1
#define R_USB_IRQ_MASK_SET__epid_attn__nop 0
#define R_USB_IRQ_MASK_SET__epid_attn__set 1
#define R_USB_IRQ_MASK_SET__sof__BITNR 2
#define R_USB_IRQ_MASK_SET__sof__WIDTH 1
#define R_USB_IRQ_MASK_SET__sof__nop 0
#define R_USB_IRQ_MASK_SET__sof__set 1
#define R_USB_IRQ_MASK_SET__port_status__BITNR 1
#define R_USB_IRQ_MASK_SET__port_status__WIDTH 1
#define R_USB_IRQ_MASK_SET__port_status__nop 0
#define R_USB_IRQ_MASK_SET__port_status__set 1
#define R_USB_IRQ_MASK_SET__ctl_status__BITNR 0
#define R_USB_IRQ_MASK_SET__ctl_status__WIDTH 1
#define R_USB_IRQ_MASK_SET__ctl_status__nop 0
#define R_USB_IRQ_MASK_SET__ctl_status__set 1

#define R_USB_IRQ_MASK_READ (IO_TYPECAST_RO_UWORD 0xb0000204)
#define R_USB_IRQ_MASK_READ__iso_eof__BITNR 13
#define R_USB_IRQ_MASK_READ__iso_eof__WIDTH 1
#define R_USB_IRQ_MASK_READ__iso_eof__no_pend 0
#define R_USB_IRQ_MASK_READ__iso_eof__pend 1
#define R_USB_IRQ_MASK_READ__intr_eof__BITNR 12
#define R_USB_IRQ_MASK_READ__intr_eof__WIDTH 1
#define R_USB_IRQ_MASK_READ__intr_eof__no_pend 0
#define R_USB_IRQ_MASK_READ__intr_eof__pend 1
#define R_USB_IRQ_MASK_READ__iso_eot__BITNR 11
#define R_USB_IRQ_MASK_READ__iso_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ__iso_eot__no_pend 0
#define R_USB_IRQ_MASK_READ__iso_eot__pend 1
#define R_USB_IRQ_MASK_READ__intr_eot__BITNR 10
#define R_USB_IRQ_MASK_READ__intr_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ__intr_eot__no_pend 0
#define R_USB_IRQ_MASK_READ__intr_eot__pend 1
#define R_USB_IRQ_MASK_READ__ctl_eot__BITNR 9
#define R_USB_IRQ_MASK_READ__ctl_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ__ctl_eot__no_pend 0
#define R_USB_IRQ_MASK_READ__ctl_eot__pend 1
#define R_USB_IRQ_MASK_READ__bulk_eot__BITNR 8
#define R_USB_IRQ_MASK_READ__bulk_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ__bulk_eot__no_pend 0
#define R_USB_IRQ_MASK_READ__bulk_eot__pend 1
#define R_USB_IRQ_MASK_READ__epid_attn__BITNR 3
#define R_USB_IRQ_MASK_READ__epid_attn__WIDTH 1
#define R_USB_IRQ_MASK_READ__epid_attn__no_pend 0
#define R_USB_IRQ_MASK_READ__epid_attn__pend 1
#define R_USB_IRQ_MASK_READ__sof__BITNR 2
#define R_USB_IRQ_MASK_READ__sof__WIDTH 1
#define R_USB_IRQ_MASK_READ__sof__no_pend 0
#define R_USB_IRQ_MASK_READ__sof__pend 1
#define R_USB_IRQ_MASK_READ__port_status__BITNR 1
#define R_USB_IRQ_MASK_READ__port_status__WIDTH 1
#define R_USB_IRQ_MASK_READ__port_status__no_pend 0
#define R_USB_IRQ_MASK_READ__port_status__pend 1
#define R_USB_IRQ_MASK_READ__ctl_status__BITNR 0
#define R_USB_IRQ_MASK_READ__ctl_status__WIDTH 1
#define R_USB_IRQ_MASK_READ__ctl_status__no_pend 0
#define R_USB_IRQ_MASK_READ__ctl_status__pend 1

#define R_USB_IRQ_MASK_CLR (IO_TYPECAST_UWORD 0xb0000206)
#define R_USB_IRQ_MASK_CLR__iso_eof__BITNR 13
#define R_USB_IRQ_MASK_CLR__iso_eof__WIDTH 1
#define R_USB_IRQ_MASK_CLR__iso_eof__nop 0
#define R_USB_IRQ_MASK_CLR__iso_eof__clr 1
#define R_USB_IRQ_MASK_CLR__intr_eof__BITNR 12
#define R_USB_IRQ_MASK_CLR__intr_eof__WIDTH 1
#define R_USB_IRQ_MASK_CLR__intr_eof__nop 0
#define R_USB_IRQ_MASK_CLR__intr_eof__clr 1
#define R_USB_IRQ_MASK_CLR__iso_eot__BITNR 11
#define R_USB_IRQ_MASK_CLR__iso_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR__iso_eot__nop 0
#define R_USB_IRQ_MASK_CLR__iso_eot__clr 1
#define R_USB_IRQ_MASK_CLR__intr_eot__BITNR 10
#define R_USB_IRQ_MASK_CLR__intr_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR__intr_eot__nop 0
#define R_USB_IRQ_MASK_CLR__intr_eot__clr 1
#define R_USB_IRQ_MASK_CLR__ctl_eot__BITNR 9
#define R_USB_IRQ_MASK_CLR__ctl_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR__ctl_eot__nop 0
#define R_USB_IRQ_MASK_CLR__ctl_eot__clr 1
#define R_USB_IRQ_MASK_CLR__bulk_eot__BITNR 8
#define R_USB_IRQ_MASK_CLR__bulk_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR__bulk_eot__nop 0
#define R_USB_IRQ_MASK_CLR__bulk_eot__clr 1
#define R_USB_IRQ_MASK_CLR__epid_attn__BITNR 3
#define R_USB_IRQ_MASK_CLR__epid_attn__WIDTH 1
#define R_USB_IRQ_MASK_CLR__epid_attn__nop 0
#define R_USB_IRQ_MASK_CLR__epid_attn__clr 1
#define R_USB_IRQ_MASK_CLR__sof__BITNR 2
#define R_USB_IRQ_MASK_CLR__sof__WIDTH 1
#define R_USB_IRQ_MASK_CLR__sof__nop 0
#define R_USB_IRQ_MASK_CLR__sof__clr 1
#define R_USB_IRQ_MASK_CLR__port_status__BITNR 1
#define R_USB_IRQ_MASK_CLR__port_status__WIDTH 1
#define R_USB_IRQ_MASK_CLR__port_status__nop 0
#define R_USB_IRQ_MASK_CLR__port_status__clr 1
#define R_USB_IRQ_MASK_CLR__ctl_status__BITNR 0
#define R_USB_IRQ_MASK_CLR__ctl_status__WIDTH 1
#define R_USB_IRQ_MASK_CLR__ctl_status__nop 0
#define R_USB_IRQ_MASK_CLR__ctl_status__clr 1

#define R_USB_IRQ_READ (IO_TYPECAST_RO_UWORD 0xb0000206)
#define R_USB_IRQ_READ__iso_eof__BITNR 13
#define R_USB_IRQ_READ__iso_eof__WIDTH 1
#define R_USB_IRQ_READ__iso_eof__no_pend 0
#define R_USB_IRQ_READ__iso_eof__pend 1
#define R_USB_IRQ_READ__intr_eof__BITNR 12
#define R_USB_IRQ_READ__intr_eof__WIDTH 1
#define R_USB_IRQ_READ__intr_eof__no_pend 0
#define R_USB_IRQ_READ__intr_eof__pend 1
#define R_USB_IRQ_READ__iso_eot__BITNR 11
#define R_USB_IRQ_READ__iso_eot__WIDTH 1
#define R_USB_IRQ_READ__iso_eot__no_pend 0
#define R_USB_IRQ_READ__iso_eot__pend 1
#define R_USB_IRQ_READ__intr_eot__BITNR 10
#define R_USB_IRQ_READ__intr_eot__WIDTH 1
#define R_USB_IRQ_READ__intr_eot__no_pend 0
#define R_USB_IRQ_READ__intr_eot__pend 1
#define R_USB_IRQ_READ__ctl_eot__BITNR 9
#define R_USB_IRQ_READ__ctl_eot__WIDTH 1
#define R_USB_IRQ_READ__ctl_eot__no_pend 0
#define R_USB_IRQ_READ__ctl_eot__pend 1
#define R_USB_IRQ_READ__bulk_eot__BITNR 8
#define R_USB_IRQ_READ__bulk_eot__WIDTH 1
#define R_USB_IRQ_READ__bulk_eot__no_pend 0
#define R_USB_IRQ_READ__bulk_eot__pend 1
#define R_USB_IRQ_READ__epid_attn__BITNR 3
#define R_USB_IRQ_READ__epid_attn__WIDTH 1
#define R_USB_IRQ_READ__epid_attn__no_pend 0
#define R_USB_IRQ_READ__epid_attn__pend 1
#define R_USB_IRQ_READ__sof__BITNR 2
#define R_USB_IRQ_READ__sof__WIDTH 1
#define R_USB_IRQ_READ__sof__no_pend 0
#define R_USB_IRQ_READ__sof__pend 1
#define R_USB_IRQ_READ__port_status__BITNR 1
#define R_USB_IRQ_READ__port_status__WIDTH 1
#define R_USB_IRQ_READ__port_status__no_pend 0
#define R_USB_IRQ_READ__port_status__pend 1
#define R_USB_IRQ_READ__ctl_status__BITNR 0
#define R_USB_IRQ_READ__ctl_status__WIDTH 1
#define R_USB_IRQ_READ__ctl_status__no_pend 0
#define R_USB_IRQ_READ__ctl_status__pend 1

#define R_USB_IRQ_MASK_SET_DEV (IO_TYPECAST_UWORD 0xb0000204)
#define R_USB_IRQ_MASK_SET_DEV__out_eot__BITNR 12
#define R_USB_IRQ_MASK_SET_DEV__out_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__out_eot__nop 0
#define R_USB_IRQ_MASK_SET_DEV__out_eot__set 1
#define R_USB_IRQ_MASK_SET_DEV__ep3_in_eot__BITNR 11
#define R_USB_IRQ_MASK_SET_DEV__ep3_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__ep3_in_eot__nop 0
#define R_USB_IRQ_MASK_SET_DEV__ep3_in_eot__set 1
#define R_USB_IRQ_MASK_SET_DEV__ep2_in_eot__BITNR 10
#define R_USB_IRQ_MASK_SET_DEV__ep2_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__ep2_in_eot__nop 0
#define R_USB_IRQ_MASK_SET_DEV__ep2_in_eot__set 1
#define R_USB_IRQ_MASK_SET_DEV__ep1_in_eot__BITNR 9
#define R_USB_IRQ_MASK_SET_DEV__ep1_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__ep1_in_eot__nop 0
#define R_USB_IRQ_MASK_SET_DEV__ep1_in_eot__set 1
#define R_USB_IRQ_MASK_SET_DEV__ep0_in_eot__BITNR 8
#define R_USB_IRQ_MASK_SET_DEV__ep0_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__ep0_in_eot__nop 0
#define R_USB_IRQ_MASK_SET_DEV__ep0_in_eot__set 1
#define R_USB_IRQ_MASK_SET_DEV__epid_attn__BITNR 3
#define R_USB_IRQ_MASK_SET_DEV__epid_attn__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__epid_attn__nop 0
#define R_USB_IRQ_MASK_SET_DEV__epid_attn__set 1
#define R_USB_IRQ_MASK_SET_DEV__sof__BITNR 2
#define R_USB_IRQ_MASK_SET_DEV__sof__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__sof__nop 0
#define R_USB_IRQ_MASK_SET_DEV__sof__set 1
#define R_USB_IRQ_MASK_SET_DEV__port_status__BITNR 1
#define R_USB_IRQ_MASK_SET_DEV__port_status__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__port_status__nop 0
#define R_USB_IRQ_MASK_SET_DEV__port_status__set 1
#define R_USB_IRQ_MASK_SET_DEV__ctl_status__BITNR 0
#define R_USB_IRQ_MASK_SET_DEV__ctl_status__WIDTH 1
#define R_USB_IRQ_MASK_SET_DEV__ctl_status__nop 0
#define R_USB_IRQ_MASK_SET_DEV__ctl_status__set 1

#define R_USB_IRQ_MASK_READ_DEV (IO_TYPECAST_RO_UWORD 0xb0000204)
#define R_USB_IRQ_MASK_READ_DEV__out_eot__BITNR 12
#define R_USB_IRQ_MASK_READ_DEV__out_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__out_eot__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__out_eot__pend 1
#define R_USB_IRQ_MASK_READ_DEV__ep3_in_eot__BITNR 11
#define R_USB_IRQ_MASK_READ_DEV__ep3_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__ep3_in_eot__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__ep3_in_eot__pend 1
#define R_USB_IRQ_MASK_READ_DEV__ep2_in_eot__BITNR 10
#define R_USB_IRQ_MASK_READ_DEV__ep2_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__ep2_in_eot__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__ep2_in_eot__pend 1
#define R_USB_IRQ_MASK_READ_DEV__ep1_in_eot__BITNR 9
#define R_USB_IRQ_MASK_READ_DEV__ep1_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__ep1_in_eot__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__ep1_in_eot__pend 1
#define R_USB_IRQ_MASK_READ_DEV__ep0_in_eot__BITNR 8
#define R_USB_IRQ_MASK_READ_DEV__ep0_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__ep0_in_eot__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__ep0_in_eot__pend 1
#define R_USB_IRQ_MASK_READ_DEV__epid_attn__BITNR 3
#define R_USB_IRQ_MASK_READ_DEV__epid_attn__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__epid_attn__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__epid_attn__pend 1
#define R_USB_IRQ_MASK_READ_DEV__sof__BITNR 2
#define R_USB_IRQ_MASK_READ_DEV__sof__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__sof__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__sof__pend 1
#define R_USB_IRQ_MASK_READ_DEV__port_status__BITNR 1
#define R_USB_IRQ_MASK_READ_DEV__port_status__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__port_status__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__port_status__pend 1
#define R_USB_IRQ_MASK_READ_DEV__ctl_status__BITNR 0
#define R_USB_IRQ_MASK_READ_DEV__ctl_status__WIDTH 1
#define R_USB_IRQ_MASK_READ_DEV__ctl_status__no_pend 0
#define R_USB_IRQ_MASK_READ_DEV__ctl_status__pend 1

#define R_USB_IRQ_MASK_CLR_DEV (IO_TYPECAST_UWORD 0xb0000206)
#define R_USB_IRQ_MASK_CLR_DEV__out_eot__BITNR 12
#define R_USB_IRQ_MASK_CLR_DEV__out_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__out_eot__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__out_eot__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__ep3_in_eot__BITNR 11
#define R_USB_IRQ_MASK_CLR_DEV__ep3_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__ep3_in_eot__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__ep3_in_eot__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__ep2_in_eot__BITNR 10
#define R_USB_IRQ_MASK_CLR_DEV__ep2_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__ep2_in_eot__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__ep2_in_eot__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__ep1_in_eot__BITNR 9
#define R_USB_IRQ_MASK_CLR_DEV__ep1_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__ep1_in_eot__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__ep1_in_eot__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__ep0_in_eot__BITNR 8
#define R_USB_IRQ_MASK_CLR_DEV__ep0_in_eot__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__ep0_in_eot__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__ep0_in_eot__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__epid_attn__BITNR 3
#define R_USB_IRQ_MASK_CLR_DEV__epid_attn__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__epid_attn__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__epid_attn__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__sof__BITNR 2
#define R_USB_IRQ_MASK_CLR_DEV__sof__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__sof__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__sof__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__port_status__BITNR 1
#define R_USB_IRQ_MASK_CLR_DEV__port_status__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__port_status__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__port_status__clr 1
#define R_USB_IRQ_MASK_CLR_DEV__ctl_status__BITNR 0
#define R_USB_IRQ_MASK_CLR_DEV__ctl_status__WIDTH 1
#define R_USB_IRQ_MASK_CLR_DEV__ctl_status__nop 0
#define R_USB_IRQ_MASK_CLR_DEV__ctl_status__clr 1

#define R_USB_IRQ_READ_DEV (IO_TYPECAST_RO_UWORD 0xb0000206)
#define R_USB_IRQ_READ_DEV__out_eot__BITNR 12
#define R_USB_IRQ_READ_DEV__out_eot__WIDTH 1
#define R_USB_IRQ_READ_DEV__out_eot__no_pend 0
#define R_USB_IRQ_READ_DEV__out_eot__pend 1
#define R_USB_IRQ_READ_DEV__ep3_in_eot__BITNR 11
#define R_USB_IRQ_READ_DEV__ep3_in_eot__WIDTH 1
#define R_USB_IRQ_READ_DEV__ep3_in_eot__no_pend 0
#define R_USB_IRQ_READ_DEV__ep3_in_eot__pend 1
#define R_USB_IRQ_READ_DEV__ep2_in_eot__BITNR 10
#define R_USB_IRQ_READ_DEV__ep2_in_eot__WIDTH 1
#define R_USB_IRQ_READ_DEV__ep2_in_eot__no_pend 0
#define R_USB_IRQ_READ_DEV__ep2_in_eot__pend 1
#define R_USB_IRQ_READ_DEV__ep1_in_eot__BITNR 9
#define R_USB_IRQ_READ_DEV__ep1_in_eot__WIDTH 1
#define R_USB_IRQ_READ_DEV__ep1_in_eot__no_pend 0
#define R_USB_IRQ_READ_DEV__ep1_in_eot__pend 1
#define R_USB_IRQ_READ_DEV__ep0_in_eot__BITNR 8
#define R_USB_IRQ_READ_DEV__ep0_in_eot__WIDTH 1
#define R_USB_IRQ_READ_DEV__ep0_in_eot__no_pend 0
#define R_USB_IRQ_READ_DEV__ep0_in_eot__pend 1
#define R_USB_IRQ_READ_DEV__epid_attn__BITNR 3
#define R_USB_IRQ_READ_DEV__epid_attn__WIDTH 1
#define R_USB_IRQ_READ_DEV__epid_attn__no_pend 0
#define R_USB_IRQ_READ_DEV__epid_attn__pend 1
#define R_USB_IRQ_READ_DEV__sof__BITNR 2
#define R_USB_IRQ_READ_DEV__sof__WIDTH 1
#define R_USB_IRQ_READ_DEV__sof__no_pend 0
#define R_USB_IRQ_READ_DEV__sof__pend 1
#define R_USB_IRQ_READ_DEV__port_status__BITNR 1
#define R_USB_IRQ_READ_DEV__port_status__WIDTH 1
#define R_USB_IRQ_READ_DEV__port_status__no_pend 0
#define R_USB_IRQ_READ_DEV__port_status__pend 1
#define R_USB_IRQ_READ_DEV__ctl_status__BITNR 0
#define R_USB_IRQ_READ_DEV__ctl_status__WIDTH 1
#define R_USB_IRQ_READ_DEV__ctl_status__no_pend 0
#define R_USB_IRQ_READ_DEV__ctl_status__pend 1

#define R_USB_FM_NUMBER (IO_TYPECAST_UDWORD 0xb000020c)
#define R_USB_FM_NUMBER__value__BITNR 0
#define R_USB_FM_NUMBER__value__WIDTH 32

#define R_USB_FM_INTERVAL (IO_TYPECAST_UWORD 0xb0000210)
#define R_USB_FM_INTERVAL__fixed__BITNR 6
#define R_USB_FM_INTERVAL__fixed__WIDTH 8
#define R_USB_FM_INTERVAL__adj__BITNR 0
#define R_USB_FM_INTERVAL__adj__WIDTH 6

#define R_USB_FM_REMAINING (IO_TYPECAST_RO_UWORD 0xb0000212)
#define R_USB_FM_REMAINING__value__BITNR 0
#define R_USB_FM_REMAINING__value__WIDTH 14

#define R_USB_FM_PSTART (IO_TYPECAST_UWORD 0xb0000214)
#define R_USB_FM_PSTART__value__BITNR 0
#define R_USB_FM_PSTART__value__WIDTH 14

#define R_USB_RH_STATUS (IO_TYPECAST_RO_BYTE 0xb0000203)
#define R_USB_RH_STATUS__babble2__BITNR 7
#define R_USB_RH_STATUS__babble2__WIDTH 1
#define R_USB_RH_STATUS__babble2__no 0
#define R_USB_RH_STATUS__babble2__yes 1
#define R_USB_RH_STATUS__babble1__BITNR 6
#define R_USB_RH_STATUS__babble1__WIDTH 1
#define R_USB_RH_STATUS__babble1__no 0
#define R_USB_RH_STATUS__babble1__yes 1
#define R_USB_RH_STATUS__bus1__BITNR 4
#define R_USB_RH_STATUS__bus1__WIDTH 2
#define R_USB_RH_STATUS__bus1__SE0 0
#define R_USB_RH_STATUS__bus1__Diff0 1
#define R_USB_RH_STATUS__bus1__Diff1 2
#define R_USB_RH_STATUS__bus1__SE1 3
#define R_USB_RH_STATUS__bus2__BITNR 2
#define R_USB_RH_STATUS__bus2__WIDTH 2
#define R_USB_RH_STATUS__bus2__SE0 0
#define R_USB_RH_STATUS__bus2__Diff0 1
#define R_USB_RH_STATUS__bus2__Diff1 2
#define R_USB_RH_STATUS__bus2__SE1 3
#define R_USB_RH_STATUS__nports__BITNR 0
#define R_USB_RH_STATUS__nports__WIDTH 2

#define R_USB_RH_PORT_STATUS_1 (IO_TYPECAST_RO_UWORD 0xb0000218)
#define R_USB_RH_PORT_STATUS_1__speed__BITNR 9
#define R_USB_RH_PORT_STATUS_1__speed__WIDTH 1
#define R_USB_RH_PORT_STATUS_1__speed__full 0
#define R_USB_RH_PORT_STATUS_1__speed__low 1
#define R_USB_RH_PORT_STATUS_1__power__BITNR 8
#define R_USB_RH_PORT_STATUS_1__power__WIDTH 1
#define R_USB_RH_PORT_STATUS_1__reset__BITNR 4
#define R_USB_RH_PORT_STATUS_1__reset__WIDTH 1
#define R_USB_RH_PORT_STATUS_1__reset__no 0
#define R_USB_RH_PORT_STATUS_1__reset__yes 1
#define R_USB_RH_PORT_STATUS_1__overcurrent__BITNR 3
#define R_USB_RH_PORT_STATUS_1__overcurrent__WIDTH 1
#define R_USB_RH_PORT_STATUS_1__overcurrent__no 0
#define R_USB_RH_PORT_STATUS_1__overcurrent__yes 1
#define R_USB_RH_PORT_STATUS_1__suspended__BITNR 2
#define R_USB_RH_PORT_STATUS_1__suspended__WIDTH 1
#define R_USB_RH_PORT_STATUS_1__suspended__no 0
#define R_USB_RH_PORT_STATUS_1__suspended__yes 1
#define R_USB_RH_PORT_STATUS_1__enabled__BITNR 1
#define R_USB_RH_PORT_STATUS_1__enabled__WIDTH 1
#define R_USB_RH_PORT_STATUS_1__enabled__no 0
#define R_USB_RH_PORT_STATUS_1__enabled__yes 1
#define R_USB_RH_PORT_STATUS_1__connected__BITNR 0
#define R_USB_RH_PORT_STATUS_1__connected__WIDTH 1
#define R_USB_RH_PORT_STATUS_1__connected__no 0
#define R_USB_RH_PORT_STATUS_1__connected__yes 1

#define R_USB_RH_PORT_STATUS_2 (IO_TYPECAST_RO_UWORD 0xb000021a)
#define R_USB_RH_PORT_STATUS_2__speed__BITNR 9
#define R_USB_RH_PORT_STATUS_2__speed__WIDTH 1
#define R_USB_RH_PORT_STATUS_2__speed__full 0
#define R_USB_RH_PORT_STATUS_2__speed__low 1
#define R_USB_RH_PORT_STATUS_2__power__BITNR 8
#define R_USB_RH_PORT_STATUS_2__power__WIDTH 1
#define R_USB_RH_PORT_STATUS_2__reset__BITNR 4
#define R_USB_RH_PORT_STATUS_2__reset__WIDTH 1
#define R_USB_RH_PORT_STATUS_2__reset__no 0
#define R_USB_RH_PORT_STATUS_2__reset__yes 1
#define R_USB_RH_PORT_STATUS_2__overcurrent__BITNR 3
#define R_USB_RH_PORT_STATUS_2__overcurrent__WIDTH 1
#define R_USB_RH_PORT_STATUS_2__overcurrent__no 0
#define R_USB_RH_PORT_STATUS_2__overcurrent__yes 1
#define R_USB_RH_PORT_STATUS_2__suspended__BITNR 2
#define R_USB_RH_PORT_STATUS_2__suspended__WIDTH 1
#define R_USB_RH_PORT_STATUS_2__suspended__no 0
#define R_USB_RH_PORT_STATUS_2__suspended__yes 1
#define R_USB_RH_PORT_STATUS_2__enabled__BITNR 1
#define R_USB_RH_PORT_STATUS_2__enabled__WIDTH 1
#define R_USB_RH_PORT_STATUS_2__enabled__no 0
#define R_USB_RH_PORT_STATUS_2__enabled__yes 1
#define R_USB_RH_PORT_STATUS_2__connected__BITNR 0
#define R_USB_RH_PORT_STATUS_2__connected__WIDTH 1
#define R_USB_RH_PORT_STATUS_2__connected__no 0
#define R_USB_RH_PORT_STATUS_2__connected__yes 1

#define R_USB_EPT_INDEX (IO_TYPECAST_BYTE 0xb0000208)
#define R_USB_EPT_INDEX__value__BITNR 0
#define R_USB_EPT_INDEX__value__WIDTH 5

#define R_USB_EPT_DATA (IO_TYPECAST_UDWORD 0xb000021c)
#define R_USB_EPT_DATA__valid__BITNR 31
#define R_USB_EPT_DATA__valid__WIDTH 1
#define R_USB_EPT_DATA__valid__no 0
#define R_USB_EPT_DATA__valid__yes 1
#define R_USB_EPT_DATA__hold__BITNR 30
#define R_USB_EPT_DATA__hold__WIDTH 1
#define R_USB_EPT_DATA__hold__no 0
#define R_USB_EPT_DATA__hold__yes 1
#define R_USB_EPT_DATA__error_count_in__BITNR 28
#define R_USB_EPT_DATA__error_count_in__WIDTH 2
#define R_USB_EPT_DATA__t_in__BITNR 27
#define R_USB_EPT_DATA__t_in__WIDTH 1
#define R_USB_EPT_DATA__low_speed__BITNR 26
#define R_USB_EPT_DATA__low_speed__WIDTH 1
#define R_USB_EPT_DATA__low_speed__no 0
#define R_USB_EPT_DATA__low_speed__yes 1
#define R_USB_EPT_DATA__port__BITNR 24
#define R_USB_EPT_DATA__port__WIDTH 2
#define R_USB_EPT_DATA__port__any 0
#define R_USB_EPT_DATA__port__p1 1
#define R_USB_EPT_DATA__port__p2 2
#define R_USB_EPT_DATA__port__undef 3
#define R_USB_EPT_DATA__error_code__BITNR 22
#define R_USB_EPT_DATA__error_code__WIDTH 2
#define R_USB_EPT_DATA__error_code__no_error 0
#define R_USB_EPT_DATA__error_code__stall 1
#define R_USB_EPT_DATA__error_code__bus_error 2
#define R_USB_EPT_DATA__error_code__buffer_error 3
#define R_USB_EPT_DATA__t_out__BITNR 21
#define R_USB_EPT_DATA__t_out__WIDTH 1
#define R_USB_EPT_DATA__error_count_out__BITNR 19
#define R_USB_EPT_DATA__error_count_out__WIDTH 2
#define R_USB_EPT_DATA__max_len__BITNR 11
#define R_USB_EPT_DATA__max_len__WIDTH 7
#define R_USB_EPT_DATA__ep__BITNR 7
#define R_USB_EPT_DATA__ep__WIDTH 4
#define R_USB_EPT_DATA__dev__BITNR 0
#define R_USB_EPT_DATA__dev__WIDTH 7

#define R_USB_EPT_DATA_ISO (IO_TYPECAST_UDWORD 0xb000021c)
#define R_USB_EPT_DATA_ISO__valid__BITNR 31
#define R_USB_EPT_DATA_ISO__valid__WIDTH 1
#define R_USB_EPT_DATA_ISO__valid__no 0
#define R_USB_EPT_DATA_ISO__valid__yes 1
#define R_USB_EPT_DATA_ISO__port__BITNR 24
#define R_USB_EPT_DATA_ISO__port__WIDTH 2
#define R_USB_EPT_DATA_ISO__port__any 0
#define R_USB_EPT_DATA_ISO__port__p1 1
#define R_USB_EPT_DATA_ISO__port__p2 2
#define R_USB_EPT_DATA_ISO__port__undef 3
#define R_USB_EPT_DATA_ISO__error_code__BITNR 22
#define R_USB_EPT_DATA_ISO__error_code__WIDTH 2
#define R_USB_EPT_DATA_ISO__error_code__no_error 0
#define R_USB_EPT_DATA_ISO__error_code__stall 1
#define R_USB_EPT_DATA_ISO__error_code__bus_error 2
#define R_USB_EPT_DATA_ISO__error_code__TBD3 3
#define R_USB_EPT_DATA_ISO__max_len__BITNR 11
#define R_USB_EPT_DATA_ISO__max_len__WIDTH 10
#define R_USB_EPT_DATA_ISO__ep__BITNR 7
#define R_USB_EPT_DATA_ISO__ep__WIDTH 4
#define R_USB_EPT_DATA_ISO__dev__BITNR 0
#define R_USB_EPT_DATA_ISO__dev__WIDTH 7

#define R_USB_EPT_DATA_DEV (IO_TYPECAST_UDWORD 0xb000021c)
#define R_USB_EPT_DATA_DEV__valid__BITNR 31
#define R_USB_EPT_DATA_DEV__valid__WIDTH 1
#define R_USB_EPT_DATA_DEV__valid__no 0
#define R_USB_EPT_DATA_DEV__valid__yes 1
#define R_USB_EPT_DATA_DEV__hold__BITNR 30
#define R_USB_EPT_DATA_DEV__hold__WIDTH 1
#define R_USB_EPT_DATA_DEV__hold__no 0
#define R_USB_EPT_DATA_DEV__hold__yes 1
#define R_USB_EPT_DATA_DEV__stall__BITNR 29
#define R_USB_EPT_DATA_DEV__stall__WIDTH 1
#define R_USB_EPT_DATA_DEV__stall__no 0
#define R_USB_EPT_DATA_DEV__stall__yes 1
#define R_USB_EPT_DATA_DEV__iso_resp__BITNR 28
#define R_USB_EPT_DATA_DEV__iso_resp__WIDTH 1
#define R_USB_EPT_DATA_DEV__iso_resp__quiet 0
#define R_USB_EPT_DATA_DEV__iso_resp__yes 1
#define R_USB_EPT_DATA_DEV__ctrl__BITNR 27
#define R_USB_EPT_DATA_DEV__ctrl__WIDTH 1
#define R_USB_EPT_DATA_DEV__ctrl__no 0
#define R_USB_EPT_DATA_DEV__ctrl__yes 1
#define R_USB_EPT_DATA_DEV__iso__BITNR 26
#define R_USB_EPT_DATA_DEV__iso__WIDTH 1
#define R_USB_EPT_DATA_DEV__iso__no 0
#define R_USB_EPT_DATA_DEV__iso__yes 1
#define R_USB_EPT_DATA_DEV__port__BITNR 24
#define R_USB_EPT_DATA_DEV__port__WIDTH 2
#define R_USB_EPT_DATA_DEV__control_phase__BITNR 22
#define R_USB_EPT_DATA_DEV__control_phase__WIDTH 1
#define R_USB_EPT_DATA_DEV__t__BITNR 21
#define R_USB_EPT_DATA_DEV__t__WIDTH 1
#define R_USB_EPT_DATA_DEV__max_len__BITNR 11
#define R_USB_EPT_DATA_DEV__max_len__WIDTH 10
#define R_USB_EPT_DATA_DEV__ep__BITNR 7
#define R_USB_EPT_DATA_DEV__ep__WIDTH 4
#define R_USB_EPT_DATA_DEV__dev__BITNR 0
#define R_USB_EPT_DATA_DEV__dev__WIDTH 7

#define R_USB_SNMP_TERROR (IO_TYPECAST_UDWORD 0xb0000220)
#define R_USB_SNMP_TERROR__value__BITNR 0
#define R_USB_SNMP_TERROR__value__WIDTH 32

#define R_USB_EPID_ATTN (IO_TYPECAST_RO_UDWORD 0xb0000224)
#define R_USB_EPID_ATTN__value__BITNR 0
#define R_USB_EPID_ATTN__value__WIDTH 32

#define R_USB_PORT1_DISABLE (IO_TYPECAST_BYTE 0xb000006a)
#define R_USB_PORT1_DISABLE__disable__BITNR 0
#define R_USB_PORT1_DISABLE__disable__WIDTH 1
#define R_USB_PORT1_DISABLE__disable__yes 0
#define R_USB_PORT1_DISABLE__disable__no 1

#define R_USB_PORT2_DISABLE (IO_TYPECAST_BYTE 0xb0000052)
#define R_USB_PORT2_DISABLE__disable__BITNR 0
#define R_USB_PORT2_DISABLE__disable__WIDTH 1
#define R_USB_PORT2_DISABLE__disable__yes 0
#define R_USB_PORT2_DISABLE__disable__no 1

/*
!* MMU registers
!*/

#define R_MMU_CONFIG (IO_TYPECAST_UDWORD 0xb0000240)
#define R_MMU_CONFIG__mmu_enable__BITNR 31
#define R_MMU_CONFIG__mmu_enable__WIDTH 1
#define R_MMU_CONFIG__mmu_enable__enable 1
#define R_MMU_CONFIG__mmu_enable__disable 0
#define R_MMU_CONFIG__inv_excp__BITNR 18
#define R_MMU_CONFIG__inv_excp__WIDTH 1
#define R_MMU_CONFIG__inv_excp__enable 1
#define R_MMU_CONFIG__inv_excp__disable 0
#define R_MMU_CONFIG__acc_excp__BITNR 17
#define R_MMU_CONFIG__acc_excp__WIDTH 1
#define R_MMU_CONFIG__acc_excp__enable 1
#define R_MMU_CONFIG__acc_excp__disable 0
#define R_MMU_CONFIG__we_excp__BITNR 16
#define R_MMU_CONFIG__we_excp__WIDTH 1
#define R_MMU_CONFIG__we_excp__enable 1
#define R_MMU_CONFIG__we_excp__disable 0
#define R_MMU_CONFIG__seg_f__BITNR 15
#define R_MMU_CONFIG__seg_f__WIDTH 1
#define R_MMU_CONFIG__seg_f__seg 1
#define R_MMU_CONFIG__seg_f__page 0
#define R_MMU_CONFIG__seg_e__BITNR 14
#define R_MMU_CONFIG__seg_e__WIDTH 1
#define R_MMU_CONFIG__seg_e__seg 1
#define R_MMU_CONFIG__seg_e__page 0
#define R_MMU_CONFIG__seg_d__BITNR 13
#define R_MMU_CONFIG__seg_d__WIDTH 1
#define R_MMU_CONFIG__seg_d__seg 1
#define R_MMU_CONFIG__seg_d__page 0
#define R_MMU_CONFIG__seg_c__BITNR 12
#define R_MMU_CONFIG__seg_c__WIDTH 1
#define R_MMU_CONFIG__seg_c__seg 1
#define R_MMU_CONFIG__seg_c__page 0
#define R_MMU_CONFIG__seg_b__BITNR 11
#define R_MMU_CONFIG__seg_b__WIDTH 1
#define R_MMU_CONFIG__seg_b__seg 1
#define R_MMU_CONFIG__seg_b__page 0
#define R_MMU_CONFIG__seg_a__BITNR 10
#define R_MMU_CONFIG__seg_a__WIDTH 1
#define R_MMU_CONFIG__seg_a__seg 1
#define R_MMU_CONFIG__seg_a__page 0
#define R_MMU_CONFIG__seg_9__BITNR 9
#define R_MMU_CONFIG__seg_9__WIDTH 1
#define R_MMU_CONFIG__seg_9__seg 1
#define R_MMU_CONFIG__seg_9__page 0
#define R_MMU_CONFIG__seg_8__BITNR 8
#define R_MMU_CONFIG__seg_8__WIDTH 1
#define R_MMU_CONFIG__seg_8__seg 1
#define R_MMU_CONFIG__seg_8__page 0
#define R_MMU_CONFIG__seg_7__BITNR 7
#define R_MMU_CONFIG__seg_7__WIDTH 1
#define R_MMU_CONFIG__seg_7__seg 1
#define R_MMU_CONFIG__seg_7__page 0
#define R_MMU_CONFIG__seg_6__BITNR 6
#define R_MMU_CONFIG__seg_6__WIDTH 1
#define R_MMU_CONFIG__seg_6__seg 1
#define R_MMU_CONFIG__seg_6__page 0
#define R_MMU_CONFIG__seg_5__BITNR 5
#define R_MMU_CONFIG__seg_5__WIDTH 1
#define R_MMU_CONFIG__seg_5__seg 1
#define R_MMU_CONFIG__seg_5__page 0
#define R_MMU_CONFIG__seg_4__BITNR 4
#define R_MMU_CONFIG__seg_4__WIDTH 1
#define R_MMU_CONFIG__seg_4__seg 1
#define R_MMU_CONFIG__seg_4__page 0
#define R_MMU_CONFIG__seg_3__BITNR 3
#define R_MMU_CONFIG__seg_3__WIDTH 1
#define R_MMU_CONFIG__seg_3__seg 1
#define R_MMU_CONFIG__seg_3__page 0
#define R_MMU_CONFIG__seg_2__BITNR 2
#define R_MMU_CONFIG__seg_2__WIDTH 1
#define R_MMU_CONFIG__seg_2__seg 1
#define R_MMU_CONFIG__seg_2__page 0
#define R_MMU_CONFIG__seg_1__BITNR 1
#define R_MMU_CONFIG__seg_1__WIDTH 1
#define R_MMU_CONFIG__seg_1__seg 1
#define R_MMU_CONFIG__seg_1__page 0
#define R_MMU_CONFIG__seg_0__BITNR 0
#define R_MMU_CONFIG__seg_0__WIDTH 1
#define R_MMU_CONFIG__seg_0__seg 1
#define R_MMU_CONFIG__seg_0__page 0

#define R_MMU_KSEG (IO_TYPECAST_UWORD 0xb0000240)
#define R_MMU_KSEG__seg_f__BITNR 15
#define R_MMU_KSEG__seg_f__WIDTH 1
#define R_MMU_KSEG__seg_f__seg 1
#define R_MMU_KSEG__seg_f__page 0
#define R_MMU_KSEG__seg_e__BITNR 14
#define R_MMU_KSEG__seg_e__WIDTH 1
#define R_MMU_KSEG__seg_e__seg 1
#define R_MMU_KSEG__seg_e__page 0
#define R_MMU_KSEG__seg_d__BITNR 13
#define R_MMU_KSEG__seg_d__WIDTH 1
#define R_MMU_KSEG__seg_d__seg 1
#define R_MMU_KSEG__seg_d__page 0
#define R_MMU_KSEG__seg_c__BITNR 12
#define R_MMU_KSEG__seg_c__WIDTH 1
#define R_MMU_KSEG__seg_c__seg 1
#define R_MMU_KSEG__seg_c__page 0
#define R_MMU_KSEG__seg_b__BITNR 11
#define R_MMU_KSEG__seg_b__WIDTH 1
#define R_MMU_KSEG__seg_b__seg 1
#define R_MMU_KSEG__seg_b__page 0
#define R_MMU_KSEG__seg_a__BITNR 10
#define R_MMU_KSEG__seg_a__WIDTH 1
#define R_MMU_KSEG__seg_a__seg 1
#define R_MMU_KSEG__seg_a__page 0
#define R_MMU_KSEG__seg_9__BITNR 9
#define R_MMU_KSEG__seg_9__WIDTH 1
#define R_MMU_KSEG__seg_9__seg 1
#define R_MMU_KSEG__seg_9__page 0
#define R_MMU_KSEG__seg_8__BITNR 8
#define R_MMU_KSEG__seg_8__WIDTH 1
#define R_MMU_KSEG__seg_8__seg 1
#define R_MMU_KSEG__seg_8__page 0
#define R_MMU_KSEG__seg_7__BITNR 7
#define R_MMU_KSEG__seg_7__WIDTH 1
#define R_MMU_KSEG__seg_7__seg 1
#define R_MMU_KSEG__seg_7__page 0
#define R_MMU_KSEG__seg_6__BITNR 6
#define R_MMU_KSEG__seg_6__WIDTH 1
#define R_MMU_KSEG__seg_6__seg 1
#define R_MMU_KSEG__seg_6__page 0
#define R_MMU_KSEG__seg_5__BITNR 5
#define R_MMU_KSEG__seg_5__WIDTH 1
#define R_MMU_KSEG__seg_5__seg 1
#define R_MMU_KSEG__seg_5__page 0
#define R_MMU_KSEG__seg_4__BITNR 4
#define R_MMU_KSEG__seg_4__WIDTH 1
#define R_MMU_KSEG__seg_4__seg 1
#define R_MMU_KSEG__seg_4__page 0
#define R_MMU_KSEG__seg_3__BITNR 3
#define R_MMU_KSEG__seg_3__WIDTH 1
#define R_MMU_KSEG__seg_3__seg 1
#define R_MMU_KSEG__seg_3__page 0
#define R_MMU_KSEG__seg_2__BITNR 2
#define R_MMU_KSEG__seg_2__WIDTH 1
#define R_MMU_KSEG__seg_2__seg 1
#define R_MMU_KSEG__seg_2__page 0
#define R_MMU_KSEG__seg_1__BITNR 1
#define R_MMU_KSEG__seg_1__WIDTH 1
#define R_MMU_KSEG__seg_1__seg 1
#define R_MMU_KSEG__seg_1__page 0
#define R_MMU_KSEG__seg_0__BITNR 0
#define R_MMU_KSEG__seg_0__WIDTH 1
#define R_MMU_KSEG__seg_0__seg 1
#define R_MMU_KSEG__seg_0__page 0

#define R_MMU_CTRL (IO_TYPECAST_BYTE 0xb0000242)
#define R_MMU_CTRL__inv_excp__BITNR 2
#define R_MMU_CTRL__inv_excp__WIDTH 1
#define R_MMU_CTRL__inv_excp__enable 1
#define R_MMU_CTRL__inv_excp__disable 0
#define R_MMU_CTRL__acc_excp__BITNR 1
#define R_MMU_CTRL__acc_excp__WIDTH 1
#define R_MMU_CTRL__acc_excp__enable 1
#define R_MMU_CTRL__acc_excp__disable 0
#define R_MMU_CTRL__we_excp__BITNR 0
#define R_MMU_CTRL__we_excp__WIDTH 1
#define R_MMU_CTRL__we_excp__enable 1
#define R_MMU_CTRL__we_excp__disable 0

#define R_MMU_ENABLE (IO_TYPECAST_BYTE 0xb0000243)
#define R_MMU_ENABLE__mmu_enable__BITNR 7
#define R_MMU_ENABLE__mmu_enable__WIDTH 1
#define R_MMU_ENABLE__mmu_enable__enable 1
#define R_MMU_ENABLE__mmu_enable__disable 0

#define R_MMU_KBASE_LO (IO_TYPECAST_UDWORD 0xb0000244)
#define R_MMU_KBASE_LO__base_7__BITNR 28
#define R_MMU_KBASE_LO__base_7__WIDTH 4
#define R_MMU_KBASE_LO__base_6__BITNR 24
#define R_MMU_KBASE_LO__base_6__WIDTH 4
#define R_MMU_KBASE_LO__base_5__BITNR 20
#define R_MMU_KBASE_LO__base_5__WIDTH 4
#define R_MMU_KBASE_LO__base_4__BITNR 16
#define R_MMU_KBASE_LO__base_4__WIDTH 4
#define R_MMU_KBASE_LO__base_3__BITNR 12
#define R_MMU_KBASE_LO__base_3__WIDTH 4
#define R_MMU_KBASE_LO__base_2__BITNR 8
#define R_MMU_KBASE_LO__base_2__WIDTH 4
#define R_MMU_KBASE_LO__base_1__BITNR 4
#define R_MMU_KBASE_LO__base_1__WIDTH 4
#define R_MMU_KBASE_LO__base_0__BITNR 0
#define R_MMU_KBASE_LO__base_0__WIDTH 4

#define R_MMU_KBASE_HI (IO_TYPECAST_UDWORD 0xb0000248)
#define R_MMU_KBASE_HI__base_f__BITNR 28
#define R_MMU_KBASE_HI__base_f__WIDTH 4
#define R_MMU_KBASE_HI__base_e__BITNR 24
#define R_MMU_KBASE_HI__base_e__WIDTH 4
#define R_MMU_KBASE_HI__base_d__BITNR 20
#define R_MMU_KBASE_HI__base_d__WIDTH 4
#define R_MMU_KBASE_HI__base_c__BITNR 16
#define R_MMU_KBASE_HI__base_c__WIDTH 4
#define R_MMU_KBASE_HI__base_b__BITNR 12
#define R_MMU_KBASE_HI__base_b__WIDTH 4
#define R_MMU_KBASE_HI__base_a__BITNR 8
#define R_MMU_KBASE_HI__base_a__WIDTH 4
#define R_MMU_KBASE_HI__base_9__BITNR 4
#define R_MMU_KBASE_HI__base_9__WIDTH 4
#define R_MMU_KBASE_HI__base_8__BITNR 0
#define R_MMU_KBASE_HI__base_8__WIDTH 4

#define R_MMU_CONTEXT (IO_TYPECAST_BYTE 0xb000024c)
#define R_MMU_CONTEXT__page_id__BITNR 0
#define R_MMU_CONTEXT__page_id__WIDTH 6

#define R_MMU_CAUSE (IO_TYPECAST_RO_UDWORD 0xb0000250)
#define R_MMU_CAUSE__vpn__BITNR 13
#define R_MMU_CAUSE__vpn__WIDTH 19
#define R_MMU_CAUSE__miss_excp__BITNR 12
#define R_MMU_CAUSE__miss_excp__WIDTH 1
#define R_MMU_CAUSE__miss_excp__yes 1
#define R_MMU_CAUSE__miss_excp__no 0
#define R_MMU_CAUSE__inv_excp__BITNR 11
#define R_MMU_CAUSE__inv_excp__WIDTH 1
#define R_MMU_CAUSE__inv_excp__yes 1
#define R_MMU_CAUSE__inv_excp__no 0
#define R_MMU_CAUSE__acc_excp__BITNR 10
#define R_MMU_CAUSE__acc_excp__WIDTH 1
#define R_MMU_CAUSE__acc_excp__yes 1
#define R_MMU_CAUSE__acc_excp__no 0
#define R_MMU_CAUSE__we_excp__BITNR 9
#define R_MMU_CAUSE__we_excp__WIDTH 1
#define R_MMU_CAUSE__we_excp__yes 1
#define R_MMU_CAUSE__we_excp__no 0
#define R_MMU_CAUSE__wr_rd__BITNR 8
#define R_MMU_CAUSE__wr_rd__WIDTH 1
#define R_MMU_CAUSE__wr_rd__write 1
#define R_MMU_CAUSE__wr_rd__read 0
#define R_MMU_CAUSE__page_id__BITNR 0
#define R_MMU_CAUSE__page_id__WIDTH 6

#define R_TLB_SELECT (IO_TYPECAST_BYTE 0xb0000254)
#define R_TLB_SELECT__index__BITNR 0
#define R_TLB_SELECT__index__WIDTH 6

#define R_TLB_LO (IO_TYPECAST_UDWORD 0xb0000258)
#define R_TLB_LO__pfn__BITNR 13
#define R_TLB_LO__pfn__WIDTH 19
#define R_TLB_LO__global__BITNR 3
#define R_TLB_LO__global__WIDTH 1
#define R_TLB_LO__global__yes 1
#define R_TLB_LO__global__no 0
#define R_TLB_LO__valid__BITNR 2
#define R_TLB_LO__valid__WIDTH 1
#define R_TLB_LO__valid__yes 1
#define R_TLB_LO__valid__no 0
#define R_TLB_LO__kernel__BITNR 1
#define R_TLB_LO__kernel__WIDTH 1
#define R_TLB_LO__kernel__yes 1
#define R_TLB_LO__kernel__no 0
#define R_TLB_LO__we__BITNR 0
#define R_TLB_LO__we__WIDTH 1
#define R_TLB_LO__we__yes 1
#define R_TLB_LO__we__no 0

#define R_TLB_HI (IO_TYPECAST_UDWORD 0xb000025c)
#define R_TLB_HI__vpn__BITNR 13
#define R_TLB_HI__vpn__WIDTH 19
#define R_TLB_HI__page_id__BITNR 0
#define R_TLB_HI__page_id__WIDTH 6

/*
!* Syncrounous serial port registers
!*/

#define R_SYNC_SERIAL1_REC_DATA (IO_TYPECAST_RO_UDWORD 0xb000006c)
#define R_SYNC_SERIAL1_REC_DATA__data_in__BITNR 0
#define R_SYNC_SERIAL1_REC_DATA__data_in__WIDTH 32

#define R_SYNC_SERIAL1_REC_WORD (IO_TYPECAST_RO_UWORD 0xb000006c)
#define R_SYNC_SERIAL1_REC_WORD__data_in__BITNR 0
#define R_SYNC_SERIAL1_REC_WORD__data_in__WIDTH 16

#define R_SYNC_SERIAL1_REC_BYTE (IO_TYPECAST_RO_BYTE 0xb000006c)
#define R_SYNC_SERIAL1_REC_BYTE__data_in__BITNR 0
#define R_SYNC_SERIAL1_REC_BYTE__data_in__WIDTH 8

#define R_SYNC_SERIAL1_STATUS (IO_TYPECAST_RO_UDWORD 0xb0000068)
#define R_SYNC_SERIAL1_STATUS__rec_status__BITNR 15
#define R_SYNC_SERIAL1_STATUS__rec_status__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__rec_status__running 0
#define R_SYNC_SERIAL1_STATUS__rec_status__idle 1
#define R_SYNC_SERIAL1_STATUS__tr_empty__BITNR 14
#define R_SYNC_SERIAL1_STATUS__tr_empty__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__tr_empty__empty 1
#define R_SYNC_SERIAL1_STATUS__tr_empty__not_empty 0
#define R_SYNC_SERIAL1_STATUS__tr_ready__BITNR 13
#define R_SYNC_SERIAL1_STATUS__tr_ready__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__tr_ready__full 0
#define R_SYNC_SERIAL1_STATUS__tr_ready__ready 1
#define R_SYNC_SERIAL1_STATUS__pin_1__BITNR 12
#define R_SYNC_SERIAL1_STATUS__pin_1__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__pin_1__low 0
#define R_SYNC_SERIAL1_STATUS__pin_1__high 1
#define R_SYNC_SERIAL1_STATUS__pin_0__BITNR 11
#define R_SYNC_SERIAL1_STATUS__pin_0__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__pin_0__low 0
#define R_SYNC_SERIAL1_STATUS__pin_0__high 1
#define R_SYNC_SERIAL1_STATUS__underflow__BITNR 10
#define R_SYNC_SERIAL1_STATUS__underflow__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__underflow__no 0
#define R_SYNC_SERIAL1_STATUS__underflow__yes 1
#define R_SYNC_SERIAL1_STATUS__overrun__BITNR 9
#define R_SYNC_SERIAL1_STATUS__overrun__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__overrun__no 0
#define R_SYNC_SERIAL1_STATUS__overrun__yes 1
#define R_SYNC_SERIAL1_STATUS__data_avail__BITNR 8
#define R_SYNC_SERIAL1_STATUS__data_avail__WIDTH 1
#define R_SYNC_SERIAL1_STATUS__data_avail__no 0
#define R_SYNC_SERIAL1_STATUS__data_avail__yes 1
#define R_SYNC_SERIAL1_STATUS__data__BITNR 0
#define R_SYNC_SERIAL1_STATUS__data__WIDTH 8

#define R_SYNC_SERIAL1_TR_DATA (IO_TYPECAST_UDWORD 0xb000006c)
#define R_SYNC_SERIAL1_TR_DATA__data_out__BITNR 0
#define R_SYNC_SERIAL1_TR_DATA__data_out__WIDTH 32

#define R_SYNC_SERIAL1_TR_WORD (IO_TYPECAST_UWORD 0xb000006c)
#define R_SYNC_SERIAL1_TR_WORD__data_out__BITNR 0
#define R_SYNC_SERIAL1_TR_WORD__data_out__WIDTH 16

#define R_SYNC_SERIAL1_TR_BYTE (IO_TYPECAST_BYTE 0xb000006c)
#define R_SYNC_SERIAL1_TR_BYTE__data_out__BITNR 0
#define R_SYNC_SERIAL1_TR_BYTE__data_out__WIDTH 8

#define R_SYNC_SERIAL1_CTRL (IO_TYPECAST_UDWORD 0xb0000068)
#define R_SYNC_SERIAL1_CTRL__tr_baud__BITNR 28
#define R_SYNC_SERIAL1_CTRL__tr_baud__WIDTH 4
#define R_SYNC_SERIAL1_CTRL__tr_baud__c150Hz 0
#define R_SYNC_SERIAL1_CTRL__tr_baud__c300Hz 1
#define R_SYNC_SERIAL1_CTRL__tr_baud__c600Hz 2
#define R_SYNC_SERIAL1_CTRL__tr_baud__c1200Hz 3
#define R_SYNC_SERIAL1_CTRL__tr_baud__c2400Hz 4
#define R_SYNC_SERIAL1_CTRL__tr_baud__c4800Hz 5
#define R_SYNC_SERIAL1_CTRL__tr_baud__c9600Hz 6
#define R_SYNC_SERIAL1_CTRL__tr_baud__c19k2Hz 7
#define R_SYNC_SERIAL1_CTRL__tr_baud__c28k8Hz 8
#define R_SYNC_SERIAL1_CTRL__tr_baud__c57k6Hz 9
#define R_SYNC_SERIAL1_CTRL__tr_baud__c115k2Hz 10
#define R_SYNC_SERIAL1_CTRL__tr_baud__c230k4Hz 11
#define R_SYNC_SERIAL1_CTRL__tr_baud__c460k8Hz 12
#define R_SYNC_SERIAL1_CTRL__tr_baud__c921k6Hz 13
#define R_SYNC_SERIAL1_CTRL__tr_baud__c3125kHz 14
#define R_SYNC_SERIAL1_CTRL__tr_baud__reserved 15
#define R_SYNC_SERIAL1_CTRL__dma_enable__BITNR 27
#define R_SYNC_SERIAL1_CTRL__dma_enable__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__dma_enable__on 1
#define R_SYNC_SERIAL1_CTRL__dma_enable__off 0
#define R_SYNC_SERIAL1_CTRL__mode__BITNR 24
#define R_SYNC_SERIAL1_CTRL__mode__WIDTH 3
#define R_SYNC_SERIAL1_CTRL__mode__master_output 0
#define R_SYNC_SERIAL1_CTRL__mode__slave_output 1
#define R_SYNC_SERIAL1_CTRL__mode__master_input 2
#define R_SYNC_SERIAL1_CTRL__mode__slave_input 3
#define R_SYNC_SERIAL1_CTRL__mode__master_bidir 4
#define R_SYNC_SERIAL1_CTRL__mode__slave_bidir 5
#define R_SYNC_SERIAL1_CTRL__error__BITNR 23
#define R_SYNC_SERIAL1_CTRL__error__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__error__normal 0
#define R_SYNC_SERIAL1_CTRL__error__ignore 1
#define R_SYNC_SERIAL1_CTRL__rec_enable__BITNR 22
#define R_SYNC_SERIAL1_CTRL__rec_enable__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__rec_enable__disable 0
#define R_SYNC_SERIAL1_CTRL__rec_enable__enable 1
#define R_SYNC_SERIAL1_CTRL__f_synctype__BITNR 21
#define R_SYNC_SERIAL1_CTRL__f_synctype__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__f_synctype__normal 0
#define R_SYNC_SERIAL1_CTRL__f_synctype__early 1
#define R_SYNC_SERIAL1_CTRL__f_syncsize__BITNR 19
#define R_SYNC_SERIAL1_CTRL__f_syncsize__WIDTH 2
#define R_SYNC_SERIAL1_CTRL__f_syncsize__bit 0
#define R_SYNC_SERIAL1_CTRL__f_syncsize__word 1
#define R_SYNC_SERIAL1_CTRL__f_syncsize__extended 2
#define R_SYNC_SERIAL1_CTRL__f_syncsize__reserved 3
#define R_SYNC_SERIAL1_CTRL__f_sync__BITNR 18
#define R_SYNC_SERIAL1_CTRL__f_sync__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__f_sync__on 0
#define R_SYNC_SERIAL1_CTRL__f_sync__off 1
#define R_SYNC_SERIAL1_CTRL__clk_mode__BITNR 17
#define R_SYNC_SERIAL1_CTRL__clk_mode__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__clk_mode__normal 0
#define R_SYNC_SERIAL1_CTRL__clk_mode__gated 1
#define R_SYNC_SERIAL1_CTRL__clk_halt__BITNR 16
#define R_SYNC_SERIAL1_CTRL__clk_halt__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__clk_halt__running 0
#define R_SYNC_SERIAL1_CTRL__clk_halt__stopped 1
#define R_SYNC_SERIAL1_CTRL__bitorder__BITNR 15
#define R_SYNC_SERIAL1_CTRL__bitorder__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__bitorder__lsb 0
#define R_SYNC_SERIAL1_CTRL__bitorder__msb 1
#define R_SYNC_SERIAL1_CTRL__tr_enable__BITNR 14
#define R_SYNC_SERIAL1_CTRL__tr_enable__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__tr_enable__disable 0
#define R_SYNC_SERIAL1_CTRL__tr_enable__enable 1
#define R_SYNC_SERIAL1_CTRL__wordsize__BITNR 11
#define R_SYNC_SERIAL1_CTRL__wordsize__WIDTH 3
#define R_SYNC_SERIAL1_CTRL__wordsize__size8bit 0
#define R_SYNC_SERIAL1_CTRL__wordsize__size12bit 1
#define R_SYNC_SERIAL1_CTRL__wordsize__size16bit 2
#define R_SYNC_SERIAL1_CTRL__wordsize__size24bit 3
#define R_SYNC_SERIAL1_CTRL__wordsize__size32bit 4
#define R_SYNC_SERIAL1_CTRL__buf_empty__BITNR 10
#define R_SYNC_SERIAL1_CTRL__buf_empty__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__buf_empty__lmt_8 0
#define R_SYNC_SERIAL1_CTRL__buf_empty__lmt_0 1
#define R_SYNC_SERIAL1_CTRL__buf_full__BITNR 9
#define R_SYNC_SERIAL1_CTRL__buf_full__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__buf_full__lmt_32 0
#define R_SYNC_SERIAL1_CTRL__buf_full__lmt_8 1
#define R_SYNC_SERIAL1_CTRL__flow_ctrl__BITNR 8
#define R_SYNC_SERIAL1_CTRL__flow_ctrl__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__flow_ctrl__disabled 0
#define R_SYNC_SERIAL1_CTRL__flow_ctrl__enabled 1
#define R_SYNC_SERIAL1_CTRL__clk_polarity__BITNR 6
#define R_SYNC_SERIAL1_CTRL__clk_polarity__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__clk_polarity__pos 0
#define R_SYNC_SERIAL1_CTRL__clk_polarity__neg 1
#define R_SYNC_SERIAL1_CTRL__frame_polarity__BITNR 5
#define R_SYNC_SERIAL1_CTRL__frame_polarity__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__frame_polarity__normal 0
#define R_SYNC_SERIAL1_CTRL__frame_polarity__inverted 1
#define R_SYNC_SERIAL1_CTRL__status_polarity__BITNR 4
#define R_SYNC_SERIAL1_CTRL__status_polarity__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__status_polarity__normal 0
#define R_SYNC_SERIAL1_CTRL__status_polarity__inverted 1
#define R_SYNC_SERIAL1_CTRL__clk_driver__BITNR 3
#define R_SYNC_SERIAL1_CTRL__clk_driver__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__clk_driver__normal 0
#define R_SYNC_SERIAL1_CTRL__clk_driver__inverted 1
#define R_SYNC_SERIAL1_CTRL__frame_driver__BITNR 2
#define R_SYNC_SERIAL1_CTRL__frame_driver__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__frame_driver__normal 0
#define R_SYNC_SERIAL1_CTRL__frame_driver__inverted 1
#define R_SYNC_SERIAL1_CTRL__status_driver__BITNR 1
#define R_SYNC_SERIAL1_CTRL__status_driver__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__status_driver__normal 0
#define R_SYNC_SERIAL1_CTRL__status_driver__inverted 1
#define R_SYNC_SERIAL1_CTRL__def_out0__BITNR 0
#define R_SYNC_SERIAL1_CTRL__def_out0__WIDTH 1
#define R_SYNC_SERIAL1_CTRL__def_out0__high 1
#define R_SYNC_SERIAL1_CTRL__def_out0__low 0

#define R_SYNC_SERIAL3_REC_DATA (IO_TYPECAST_RO_UDWORD 0xb000007c)
#define R_SYNC_SERIAL3_REC_DATA__data_in__BITNR 0
#define R_SYNC_SERIAL3_REC_DATA__data_in__WIDTH 32

#define R_SYNC_SERIAL3_REC_WORD (IO_TYPECAST_RO_UWORD 0xb000007c)
#define R_SYNC_SERIAL3_REC_WORD__data_in__BITNR 0
#define R_SYNC_SERIAL3_REC_WORD__data_in__WIDTH 16

#define R_SYNC_SERIAL3_REC_BYTE (IO_TYPECAST_RO_BYTE 0xb000007c)
#define R_SYNC_SERIAL3_REC_BYTE__data_in__BITNR 0
#define R_SYNC_SERIAL3_REC_BYTE__data_in__WIDTH 8

#define R_SYNC_SERIAL3_STATUS (IO_TYPECAST_RO_UDWORD 0xb0000078)
#define R_SYNC_SERIAL3_STATUS__rec_status__BITNR 15
#define R_SYNC_SERIAL3_STATUS__rec_status__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__rec_status__running 0
#define R_SYNC_SERIAL3_STATUS__rec_status__idle 1
#define R_SYNC_SERIAL3_STATUS__tr_empty__BITNR 14
#define R_SYNC_SERIAL3_STATUS__tr_empty__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__tr_empty__empty 1
#define R_SYNC_SERIAL3_STATUS__tr_empty__not_empty 0
#define R_SYNC_SERIAL3_STATUS__tr_ready__BITNR 13
#define R_SYNC_SERIAL3_STATUS__tr_ready__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__tr_ready__full 0
#define R_SYNC_SERIAL3_STATUS__tr_ready__ready 1
#define R_SYNC_SERIAL3_STATUS__pin_1__BITNR 12
#define R_SYNC_SERIAL3_STATUS__pin_1__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__pin_1__low 0
#define R_SYNC_SERIAL3_STATUS__pin_1__high 1
#define R_SYNC_SERIAL3_STATUS__pin_0__BITNR 11
#define R_SYNC_SERIAL3_STATUS__pin_0__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__pin_0__low 0
#define R_SYNC_SERIAL3_STATUS__pin_0__high 1
#define R_SYNC_SERIAL3_STATUS__underflow__BITNR 10
#define R_SYNC_SERIAL3_STATUS__underflow__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__underflow__no 0
#define R_SYNC_SERIAL3_STATUS__underflow__yes 1
#define R_SYNC_SERIAL3_STATUS__overrun__BITNR 9
#define R_SYNC_SERIAL3_STATUS__overrun__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__overrun__no 0
#define R_SYNC_SERIAL3_STATUS__overrun__yes 1
#define R_SYNC_SERIAL3_STATUS__data_avail__BITNR 8
#define R_SYNC_SERIAL3_STATUS__data_avail__WIDTH 1
#define R_SYNC_SERIAL3_STATUS__data_avail__no 0
#define R_SYNC_SERIAL3_STATUS__data_avail__yes 1
#define R_SYNC_SERIAL3_STATUS__data__BITNR 0
#define R_SYNC_SERIAL3_STATUS__data__WIDTH 8

#define R_SYNC_SERIAL3_TR_DATA (IO_TYPECAST_UDWORD 0xb000007c)
#define R_SYNC_SERIAL3_TR_DATA__data_out__BITNR 0
#define R_SYNC_SERIAL3_TR_DATA__data_out__WIDTH 32

#define R_SYNC_SERIAL3_TR_WORD (IO_TYPECAST_UWORD 0xb000007c)
#define R_SYNC_SERIAL3_TR_WORD__data_out__BITNR 0
#define R_SYNC_SERIAL3_TR_WORD__data_out__WIDTH 16

#define R_SYNC_SERIAL3_TR_BYTE (IO_TYPECAST_BYTE 0xb000007c)
#define R_SYNC_SERIAL3_TR_BYTE__data_out__BITNR 0
#define R_SYNC_SERIAL3_TR_BYTE__data_out__WIDTH 8

#define R_SYNC_SERIAL3_CTRL (IO_TYPECAST_UDWORD 0xb0000078)
#define R_SYNC_SERIAL3_CTRL__tr_baud__BITNR 28
#define R_SYNC_SERIAL3_CTRL__tr_baud__WIDTH 4
#define R_SYNC_SERIAL3_CTRL__tr_baud__c150Hz 0
#define R_SYNC_SERIAL3_CTRL__tr_baud__c300Hz 1
#define R_SYNC_SERIAL3_CTRL__tr_baud__c600Hz 2
#define R_SYNC_SERIAL3_CTRL__tr_baud__c1200Hz 3
#define R_SYNC_SERIAL3_CTRL__tr_baud__c2400Hz 4
#define R_SYNC_SERIAL3_CTRL__tr_baud__c4800Hz 5
#define R_SYNC_SERIAL3_CTRL__tr_baud__c9600Hz 6
#define R_SYNC_SERIAL3_CTRL__tr_baud__c19k2Hz 7
#define R_SYNC_SERIAL3_CTRL__tr_baud__c28k8Hz 8
#define R_SYNC_SERIAL3_CTRL__tr_baud__c57k6Hz 9
#define R_SYNC_SERIAL3_CTRL__tr_baud__c115k2Hz 10
#define R_SYNC_SERIAL3_CTRL__tr_baud__c230k4Hz 11
#define R_SYNC_SERIAL3_CTRL__tr_baud__c460k8Hz 12
#define R_SYNC_SERIAL3_CTRL__tr_baud__c921k6Hz 13
#define R_SYNC_SERIAL3_CTRL__tr_baud__c3125kHz 14
#define R_SYNC_SERIAL3_CTRL__tr_baud__reserved 15
#define R_SYNC_SERIAL3_CTRL__dma_enable__BITNR 27
#define R_SYNC_SERIAL3_CTRL__dma_enable__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__dma_enable__on 1
#define R_SYNC_SERIAL3_CTRL__dma_enable__off 0
#define R_SYNC_SERIAL3_CTRL__mode__BITNR 24
#define R_SYNC_SERIAL3_CTRL__mode__WIDTH 3
#define R_SYNC_SERIAL3_CTRL__mode__master_output 0
#define R_SYNC_SERIAL3_CTRL__mode__slave_output 1
#define R_SYNC_SERIAL3_CTRL__mode__master_input 2
#define R_SYNC_SERIAL3_CTRL__mode__slave_input 3
#define R_SYNC_SERIAL3_CTRL__mode__master_bidir 4
#define R_SYNC_SERIAL3_CTRL__mode__slave_bidir 5
#define R_SYNC_SERIAL3_CTRL__error__BITNR 23
#define R_SYNC_SERIAL3_CTRL__error__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__error__normal 0
#define R_SYNC_SERIAL3_CTRL__error__ignore 1
#define R_SYNC_SERIAL3_CTRL__rec_enable__BITNR 22
#define R_SYNC_SERIAL3_CTRL__rec_enable__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__rec_enable__disable 0
#define R_SYNC_SERIAL3_CTRL__rec_enable__enable 1
#define R_SYNC_SERIAL3_CTRL__f_synctype__BITNR 21
#define R_SYNC_SERIAL3_CTRL__f_synctype__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__f_synctype__normal 0
#define R_SYNC_SERIAL3_CTRL__f_synctype__early 1
#define R_SYNC_SERIAL3_CTRL__f_syncsize__BITNR 19
#define R_SYNC_SERIAL3_CTRL__f_syncsize__WIDTH 2
#define R_SYNC_SERIAL3_CTRL__f_syncsize__bit 0
#define R_SYNC_SERIAL3_CTRL__f_syncsize__word 1
#define R_SYNC_SERIAL3_CTRL__f_syncsize__extended 2
#define R_SYNC_SERIAL3_CTRL__f_syncsize__reserved 3
#define R_SYNC_SERIAL3_CTRL__f_sync__BITNR 18
#define R_SYNC_SERIAL3_CTRL__f_sync__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__f_sync__on 0
#define R_SYNC_SERIAL3_CTRL__f_sync__off 1
#define R_SYNC_SERIAL3_CTRL__clk_mode__BITNR 17
#define R_SYNC_SERIAL3_CTRL__clk_mode__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__clk_mode__normal 0
#define R_SYNC_SERIAL3_CTRL__clk_mode__gated 1
#define R_SYNC_SERIAL3_CTRL__clk_halt__BITNR 16
#define R_SYNC_SERIAL3_CTRL__clk_halt__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__clk_halt__running 0
#define R_SYNC_SERIAL3_CTRL__clk_halt__stopped 1
#define R_SYNC_SERIAL3_CTRL__bitorder__BITNR 15
#define R_SYNC_SERIAL3_CTRL__bitorder__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__bitorder__lsb 0
#define R_SYNC_SERIAL3_CTRL__bitorder__msb 1
#define R_SYNC_SERIAL3_CTRL__tr_enable__BITNR 14
#define R_SYNC_SERIAL3_CTRL__tr_enable__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__tr_enable__disable 0
#define R_SYNC_SERIAL3_CTRL__tr_enable__enable 1
#define R_SYNC_SERIAL3_CTRL__wordsize__BITNR 11
#define R_SYNC_SERIAL3_CTRL__wordsize__WIDTH 3
#define R_SYNC_SERIAL3_CTRL__wordsize__size8bit 0
#define R_SYNC_SERIAL3_CTRL__wordsize__size12bit 1
#define R_SYNC_SERIAL3_CTRL__wordsize__size16bit 2
#define R_SYNC_SERIAL3_CTRL__wordsize__size24bit 3
#define R_SYNC_SERIAL3_CTRL__wordsize__size32bit 4
#define R_SYNC_SERIAL3_CTRL__buf_empty__BITNR 10
#define R_SYNC_SERIAL3_CTRL__buf_empty__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__buf_empty__lmt_8 0
#define R_SYNC_SERIAL3_CTRL__buf_empty__lmt_0 1
#define R_SYNC_SERIAL3_CTRL__buf_full__BITNR 9
#define R_SYNC_SERIAL3_CTRL__buf_full__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__buf_full__lmt_32 0
#define R_SYNC_SERIAL3_CTRL__buf_full__lmt_8 1
#define R_SYNC_SERIAL3_CTRL__flow_ctrl__BITNR 8
#define R_SYNC_SERIAL3_CTRL__flow_ctrl__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__flow_ctrl__disabled 0
#define R_SYNC_SERIAL3_CTRL__flow_ctrl__enabled 1
#define R_SYNC_SERIAL3_CTRL__clk_polarity__BITNR 6
#define R_SYNC_SERIAL3_CTRL__clk_polarity__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__clk_polarity__pos 0
#define R_SYNC_SERIAL3_CTRL__clk_polarity__neg 1
#define R_SYNC_SERIAL3_CTRL__frame_polarity__BITNR 5
#define R_SYNC_SERIAL3_CTRL__frame_polarity__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__frame_polarity__normal 0
#define R_SYNC_SERIAL3_CTRL__frame_polarity__inverted 1
#define R_SYNC_SERIAL3_CTRL__status_polarity__BITNR 4
#define R_SYNC_SERIAL3_CTRL__status_polarity__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__status_polarity__normal 0
#define R_SYNC_SERIAL3_CTRL__status_polarity__inverted 1
#define R_SYNC_SERIAL3_CTRL__clk_driver__BITNR 3
#define R_SYNC_SERIAL3_CTRL__clk_driver__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__clk_driver__normal 0
#define R_SYNC_SERIAL3_CTRL__clk_driver__inverted 1
#define R_SYNC_SERIAL3_CTRL__frame_driver__BITNR 2
#define R_SYNC_SERIAL3_CTRL__frame_driver__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__frame_driver__normal 0
#define R_SYNC_SERIAL3_CTRL__frame_driver__inverted 1
#define R_SYNC_SERIAL3_CTRL__status_driver__BITNR 1
#define R_SYNC_SERIAL3_CTRL__status_driver__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__status_driver__normal 0
#define R_SYNC_SERIAL3_CTRL__status_driver__inverted 1
#define R_SYNC_SERIAL3_CTRL__def_out0__BITNR 0
#define R_SYNC_SERIAL3_CTRL__def_out0__WIDTH 1
#define R_SYNC_SERIAL3_CTRL__def_out0__high 1
#define R_SYNC_SERIAL3_CTRL__def_out0__low 0