ipi-baremetal.c
12.2 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
// SPDX-License-Identifier: GPL-2.0+
/*
* IPI for inter-core communiction for NXP Layerscape baremetal
*
* Copyright 2018-2023 NXP
*
*/
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/err.h>
#include <linux/module.h>
#include <linux/fs.h>
#include <linux/miscdevice.h>
#include <linux/io.h>
#include <linux/interrupt.h>
#include <asm/siginfo.h>
#include <linux/uaccess.h>
#include <linux/mman.h>
#include <linux/ipi_baremetal.h>
int pid;
int mycoreid;
#undef IPI_BAREMETAL_SIGNAL
#define DEVICE_NAME "ipi_bm"
/*
* choose 50 as baremetal signal number.
* real-time signals are in the range of 33 to 64.
*/
#define SIG_BM 50
#ifndef IPI_BAREMETAL_SIGNAL
void __iomem *share_base;
#ifdef CONFIG_SOC_IMX6Q_BAREMETAL
#define GICD_BASE 0x00A01000
#define GICD_SIZE 0x1000
#define GICC_BASE 0x00A00100
#define GICC_SIZE 0x1000
#define GIC_DIST_IGROUP 0x080
#define GIC_DIST_CTRL 0x000
#define GIC_CPU_CTRL 0x00
#define GICD_ENABLE 0x3
#define GICC_ENABLE 0x7
#endif
#if defined(CONFIG_SOC_IMX6Q_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_BASE 0x10000000UL
#define CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE (128 * 1024 * 1024)
#define CONFIG_SYS_DDR_SDRAM_MASTER_SIZE (512 * 1024 * 1024)
#elif defined(CONFIG_LX2160A_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL
#define CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE (64 * 1024 * 1024)
#define CONFIG_SYS_DDR_SDRAM_MASTER_SIZE (512 * 1024 * 1024)
#elif defined(CONFIG_IMX8M_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_SLAVE_ADDR (0x60000000)
#define CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE (32 * 1024 * 1024)
#define CONFIG_SYS_DDR_SDRAM_SLAVE_RESERVE_SIZE (32 * 1024 *1024)
#elif defined(CONFIG_IMX93_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_SLAVE_ADDR (0xb0000000)
#define CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE (32 * 1024 * 1024)
#define CONFIG_SYS_DDR_SDRAM_SLAVE_RESERVE_SIZE (32 * 1024 *1024)
#else
#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL
#define CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE (256 * 1024 * 1024)
#define CONFIG_SYS_DDR_SDRAM_MASTER_SIZE (512 * 1024 * 1024)
#endif
#if defined(CONFIG_IMX8M_BAREMETAL) || defined(CONFIG_IMX93_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_SHARE_BASE (CONFIG_SYS_DDR_SDRAM_SLAVE_ADDR \
+ CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE*(CONFIG_MAX_CPUS-1))
#define CONFIG_SYS_DDR_SDRAM_SHARE_RESERVE_SIZE (4 * 1024 * 1024)
#else
#define CONFIG_SYS_DDR_SDRAM_SHARE_BASE \
(CONFIG_SYS_DDR_SDRAM_BASE + CONFIG_SYS_DDR_SDRAM_MASTER_SIZE \
+ CONFIG_SYS_DDR_SDRAM_SLAVE_SIZE * (CONFIG_MAX_CPUS - 1))
#define CONFIG_SYS_DDR_SDRAM_SHARE_RESERVE_SIZE (16 * 1024 * 1024)
#endif
#if defined(CONFIG_SOC_IMX6Q_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_SHARE_SIZE \
((128 * 1024 * 1024) - CONFIG_SYS_DDR_SDRAM_SHARE_RESERVE_SIZE)
#elif defined(CONFIG_LX2160A_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_SHARE_SIZE \
((64 * 1024 * 1024) - CONFIG_SYS_DDR_SDRAM_SHARE_RESERVE_SIZE)
#elif defined(CONFIG_IMX8M_BAREMETAL) || defined(CONFIG_IMX93_BAREMETAL)
#define CONFIG_SYS_DDR_SDRAM_SHARE_SIZE (CONFIG_SYS_DDR_SDRAM_SLAVE_RESERVE_SIZE \
- CONFIG_SYS_DDR_SDRAM_SHARE_RESERVE_SIZE)
#else
#define CONFIG_SYS_DDR_SDRAM_SHARE_SIZE \
((256 * 1024 * 1024) - CONFIG_SYS_DDR_SDRAM_SHARE_RESERVE_SIZE)
#endif
#define CONFIG_SYS_DDR_SDRAM_SHARE_RESERVE_BASE \
(CONFIG_SYS_DDR_SDRAM_SHARE_BASE + CONFIG_SYS_DDR_SDRAM_SHARE_SIZE)
/* number of descriptor for each ring */
#define ICC_RING_ENTRY 128
/* size of each block */
#define ICC_BLOCK_UNIT_SIZE (4 * 1024)
/* 2M space for core's ring and desc struct */
#define ICC_RING_DESC_SPACE (2 * 1024 * 1024)
/* share memory size for each core icc */
#define ICC_CORE_MEM_SPACE (CONFIG_SYS_DDR_SDRAM_SHARE_SIZE / CONFIG_MAX_CPUS)
/* share memory base for core x */
#define ICC_CORE_MEM_BASE_PHY(x) \
(CONFIG_SYS_DDR_SDRAM_SHARE_BASE + (x) * ICC_CORE_MEM_SPACE)
/* share memory base for core x */
#define ICC_CORE_MEM_BASE(x) \
((unsigned long)share_base + (x) * ICC_CORE_MEM_SPACE)
/* the ring struct addr of core x ring y */
#define ICC_CORE_RING_BASE(x, y) \
(ICC_CORE_MEM_BASE(x) + (y) * sizeof(struct icc_ring))
/* the desc struct addr of core x */
#define ICC_CORE_DESC_BASE_PHY(x) \
(ICC_CORE_MEM_BASE_PHY(x) + CONFIG_MAX_CPUS * sizeof(struct icc_ring))
/*
* The core x block memory base addr for icc data transfer.
* The beginning 2M space of core x icc memory is for
* core x ring and desc struct.
*/
#define ICC_CORE_BLOCK_BASE_PHY(x) \
(ICC_CORE_MEM_BASE_PHY(x) + ICC_RING_DESC_SPACE)
#define ICC_CORE_BLOCK_BASE(x) (ICC_CORE_MEM_BASE(x) + ICC_RING_DESC_SPACE)
#define ICC_CORE_BLOCK_END_PHY(x) \
(ICC_CORE_MEM_BASE_PHY(x) + ICC_CORE_MEM_SPACE)
#define ICC_CORE_BLOCK_END(x) (ICC_CORE_MEM_BASE(x) + ICC_CORE_MEM_SPACE)
#define ICC_CORE_BLOCK_COUNT \
((ICC_CORE_MEM_SPACE - ICC_RING_DESC_SPACE)/ICC_BLOCK_UNIT_SIZE)
#define ICC_PHY2VIRT(x) \
(((void *)x - ICC_CORE_MEM_BASE_PHY(mycoreid)) \
+ ICC_CORE_MEM_BASE(mycoreid))
#define ICC_VIRT2PHY(x) \
(((void *)x - ICC_CORE_MEM_BASE(mycoreid)) \
+ ICC_CORE_MEM_BASE_PHY(mycoreid))
#define IPIDEV_IOCIRQ 1
#define ICC_CMD_TX_DATA 0x00
#define ICC_CMD_DUMP_TIME 0x01
struct icc_desc {
unsigned long block_addr; /* block address */
unsigned int byte_count; /* available bytes */
unsigned int option_mode; /* option mode for this icc irq */
};
struct icc_ring {
unsigned int src_coreid; /* which core created the ring */
unsigned int dest_coreid; /* which core the ring sends SGI to */
unsigned int interrupt; /* which interrupt (SGI) be used */
unsigned int desc_num; /* number of descriptor */
struct icc_desc *desc; /* pointer of the first descriptor */
unsigned int desc_head; /* modified by producer */
unsigned int desc_tail; /* modified by consumer */
unsigned long busy_counts; /* statistic: ring full */
unsigned long interrupt_counts; /* statistic: total sent number */
unsigned int irq_status; /* status of the ring, set by producer, reset by consumer */
};
#endif
int ipi_baremetal_open(struct inode *inode, struct file *filp)
{
return 0;
}
ssize_t ipi_baremetal_read(struct file *file,
char __user *buff, size_t count, loff_t *offp)
{
return 0;
}
ssize_t ipi_baremetal_write(struct file *file,
const char __user *buff, size_t count, loff_t *offp)
{
char mybuf[10];
int ret;
/* read the value from user space */
if (count > 10)
return -EINVAL;
copy_from_user(mybuf, buff, count);
ret = kstrtoint(mybuf, 0, &pid);
if (ret)
return -EINVAL;
return 0;
}
static int ipi_baremetal_release(struct inode *inode, struct file *file)
{
return 0;
}
#ifndef CONFIG_LS1021A_BAREMETAL
static long ipi_baremetal_ioctl(struct file *file,
unsigned int cmd, unsigned long arg)
{
unsigned long val;
unsigned long __user *argp = (unsigned long __user *)arg;
int err;
#if defined(CONFIG_LX2160A_BAREMETAL)
unsigned long i, cluster, mask;
#endif
err = copy_from_user(&val, argp, sizeof(val));
if (err)
return -EFAULT;
val |= ((unsigned long)1 << 40);
#if defined(CONFIG_LX2160A_BAREMETAL)
val = *(unsigned long *)arg;
for (i = 0; i < 16; i++) {
if ((val >> i) & 0x1) {
cluster = i / 2;
mask = i % 2;
val |= (1 << mask) | (cluster << 16);
}
}
#endif
switch (cmd) {
case IPIDEV_IOCIRQ:
write_sysreg_s(val, SYS_ICC_SGI1R_EL1);
break;
default:
return -EINVAL;
}
return 0;
}
#endif
static int icc_ring_empty(struct icc_ring *ring)
{
if (ring->desc_tail == ring->desc_head)
return 1;
return 0;
}
/* how many rx blocks are valid waiting to be handled */
static int icc_ring_valid(struct icc_ring *ring)
{
int valid;
if (icc_ring_empty(ring))
return 0;
if (ring->desc_head > ring->desc_tail)
valid = ring->desc_head - ring->desc_tail;
else
valid = ring->desc_num - ring->desc_tail + ring->desc_head;
return valid;
}
int ipi_baremetal_handle(u32 irqnr, u32 irqsrc)
{
#ifdef IPI_BAREMETAL_SIGNAL
struct siginfo info;
struct task_struct *t;
int si_data;
int ret;
if (!pid)
return 0;
si_data = (irqnr << 16) | irqsrc;
/* send the signal */
memset(&info, 0, sizeof(struct siginfo));
info.si_signo = SIG_BM;
info.si_code = SI_QUEUE;
info.si_int = si_data;
rcu_read_lock();
/* find the task_struct associated with this pid */
t = find_task_by_vpid(pid);
if (t == NULL) {
pr_info("no such pid\n");
rcu_read_unlock();
return -ENODEV;
}
rcu_read_unlock();
/* send the signal */
ret = send_sig_info(SIG_BM, &info, t);
if (ret < 0) {
pr_info("error sending signal\n");
return ret;
}
#else
struct icc_ring *ring;
struct icc_desc *desc;
struct icc_desc *desc_phy;
unsigned long block_addr;
unsigned int byte_count, option_mode;
int i, valid;
int hw_irq, src_coreid;
hw_irq = irqnr;
src_coreid = irqsrc;
if (src_coreid == mycoreid) {
pr_err("Do not support self-icc now!\n");
return -1;
}
/* get the ring for this core from source core */
ring = (struct icc_ring *)ICC_CORE_RING_BASE(src_coreid, mycoreid);
valid = icc_ring_valid(ring);
for (i = 0; i < valid; i++) {
desc_phy = ring->desc + ring->desc_tail;
desc = ICC_PHY2VIRT(desc_phy);
option_mode = desc->option_mode;
if (option_mode & ICC_CMD_DUMP_TIME) {
pr_info("Get the SGI from CoreID: %d\n", src_coreid);
} else {
block_addr = desc->block_addr;
byte_count = desc->byte_count;
if ((*(char *)ICC_PHY2VIRT(block_addr)) != 0x5a)
pr_info("Get the ICC from core %d; block: 0x%lx, bytes: %d, value: 0x%x\n",
src_coreid, block_addr, byte_count,
(*(char *)ICC_PHY2VIRT(block_addr)));
}
/* add desc_tail */
ring->desc_tail = (ring->desc_tail + 1) % ring->desc_num;
}
#endif
return 0;
}
static const struct vm_operations_struct shd_mmap_mem_ops = {
#ifdef CONFIG_HAVE_IOREMAP_PROT
.access = generic_access_phys
#endif
};
static int shd_mmap_mem(struct file *file, struct vm_area_struct *vma)
{
size_t size = vma->vm_end - vma->vm_start;
#if defined(CONFIG_LS1021A_BAREMETAL) || defined(CONFIG_SOC_IMX6Q_BAREMETAL)
vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
#else
vma->vm_page_prot = pgprot_cached(vma->vm_page_prot);
#endif
vma->vm_ops = &shd_mmap_mem_ops;
/* Remap-pfn-range will mark the range VM_IO */
if (remap_pfn_range(vma,
vma->vm_start,
vma->vm_pgoff,
size,
vma->vm_page_prot)) {
return -EAGAIN;
}
return 0;
}
const struct file_operations ipi_bm_ops = {
.owner = THIS_MODULE,
.open = ipi_baremetal_open,
.release = ipi_baremetal_release,
.read = ipi_baremetal_read,
.write = ipi_baremetal_write,
.mmap = shd_mmap_mem,
#ifndef CONFIG_LS1021A_BAREMETAL
.unlocked_ioctl = ipi_baremetal_ioctl,
#endif
};
static struct miscdevice ipi_bm_misc = {
.minor = MISC_DYNAMIC_MINOR,
.name = DEVICE_NAME,
.fops = &ipi_bm_ops,
};
#ifdef CONFIG_SOC_IMX6Q_BAREMETAL
void gic_enable_dist(void)
{
void __iomem *gicd_base, *gicc_base;
gicd_base = ioremap((phys_addr_t)GICD_BASE, GICD_SIZE);
if (!gicd_base) {
pr_err("failed to remap gicd base for ICC\n");
return -ENOMEM;
}
gicc_base = ioremap((phys_addr_t)GICC_BASE, GICC_SIZE);
if (!gicc_base) {
pr_err("failed to remap gicc base for ICC\n");
return -ENOMEM;
}
/* set the SGI interrupts for this core to group 1 */
writel(0xffffffff, gicd_base + GIC_DIST_IGROUP);
writel(GICD_ENABLE, gicd_base + GIC_DIST_CTRL);
writel(GICC_ENABLE, gicc_base + GIC_CPU_CTRL);
iounmap(gicd_base);
iounmap(gicc_base);
}
#endif
static int __init ipi_baremetal_init(void)
{
int ret;
pr_info("NXP inter-core communiction IRQ driver\n");
#ifndef IPI_BAREMETAL_SIGNAL
#if defined(CONFIG_LS1021A_BAREMETAL) || defined(CONFIG_SOC_IMX6Q_BAREMETAL)
share_base = ioremap((phys_addr_t)CONFIG_SYS_DDR_SDRAM_SHARE_BASE,
CONFIG_SYS_DDR_SDRAM_SHARE_SIZE);
#else
share_base = ioremap_cache((phys_addr_t)CONFIG_SYS_DDR_SDRAM_SHARE_BASE,
CONFIG_SYS_DDR_SDRAM_SHARE_SIZE);
#endif
if (!share_base) {
pr_err("failed to remap share base (%lu/%u) for ICC\n",
CONFIG_SYS_DDR_SDRAM_SHARE_BASE,
CONFIG_SYS_DDR_SDRAM_SHARE_SIZE);
return -ENOMEM;
}
mycoreid = 0;
#ifdef CONFIG_SOC_IMX6Q_BAREMETAL
gic_enable_dist();
#endif
#endif
ret = misc_register(&ipi_bm_misc);
if (ret < 0) {
pr_info("Register ipi_bm error! ret: %d\n", ret);
return ret;
}
pr_info("ipi_bm device created!\n");
return 0;
}
static void __exit ipi_baremetal_exit(void)
{
pid = 0;
#ifndef IPI_BAREMETAL_SIGNAL
iounmap(share_base);
#endif
misc_deregister(&ipi_bm_misc);
pr_info("ipi_bm device deleted!\n");
}
module_init(ipi_baremetal_init);
module_exit(ipi_baremetal_exit);
MODULE_LICENSE("GPL");
MODULE_AUTHOR("NXP");
MODULE_DESCRIPTION("NXP inter-core communiction IPI driver");