13 Mar, 2015
2 commits
-
It isn't required for bcma bus on SoCs, so provide some empty functions
and allow disabling it.Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo -
This function isn't really related to any bus core. It touches PCI
device config registers only, so move it to the (PCI) host file.Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo
05 Mar, 2015
2 commits
-
These functions are not exported nor used anywhere, so there is no
reason to put them in public headers.
Also drop unused bcma_chipco_(suspend|resume).Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo -
We were providing declarations but actual code was compiled only with
CONFIG_BCMA_HOST_PCI set. This could result in:
ERROR: "bcma_host_pci_down" [drivers/net/wireless/brcm80211/brcmsmac/brcmsmac.ko] undefined!
ERROR: "bcma_host_pci_up" [drivers/net/wireless/brcm80211/brcmsmac/brcmsmac.ko] undefined!
ERROR: "bcma_host_pci_down" [drivers/net/wireless/b43/b43.ko] undefined!
ERROR: "bcma_host_pci_up" [drivers/net/wireless/b43/b43.ko] undefined!Reported-by: Arnd Bergmann
Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo
02 Mar, 2015
3 commits
-
Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo -
It doesn't operate on PCI core, but PCI host device, so there is no
point of passing core related struct.Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo -
Bringing PCIe hosted bus up requires operating on host-related core.
Since we plan to support PCIe Gen 2 devices we should provide a helper
picking the correct one (PCIE or PCIE2).Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo
29 Jan, 2015
2 commits
-
This is stil incomplete, so we don't add PCI IDs of new devices yet.
Purpose of this patch is to allow testing & adjusting rest of the code.Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo -
There are some PCIe core fixes that need to be applied before accessing
SPROM, otherwise reading it may fail.Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo
24 Jan, 2015
1 commit
-
Starting with kernel 3.19-rc1 early registration of bcma on MIPS is done
a bit later, with memory allocator available. This allows us to simplify
code by using standard bus scanning method.Signed-off-by: Rafał Miłecki
Signed-off-by: Kalle Valo
12 Nov, 2014
1 commit
-
This moves bcma_core_irq() to main.c and add a extra parameter with a
number so that we can return different irq number for devices with more
than one.Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville
01 Oct, 2014
1 commit
-
This driver is used by the bcm53xx ARM SoC code. Now it is possible to
give the address of the chipcommon core in device tree and bcma will
search for all the other cores.Signed-off-by: Hauke Mehrtens
Acked-by: Arnd Bergmann
Signed-off-by: John W. Linville
10 Sep, 2014
4 commits
-
This core is used on BCM4708 to configure the PCIe and USB3 PHYs and it
contains the addresses to the Device Management unit. This will be used
by the PCIe driver first.Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville -
Each core could have more than one alternative address. There are cores
with 8 alternative addresses for different functions. The PHY control
in the Chip common B core is done through the 2. alternative address
and not the first one.Signed-off-by: Hauke Mehrtens
CC: linux-usb@vger.kernel.org
Signed-off-by: John W. Linville -
This is required to split SoC bus init into two phases. The later one
(which includes scanning) should be called when kalloc is available.Cc: Ralf Baechle
Signed-off-by: Rafał Miłecki
Acked-by: Hauke Mehrtens
Signed-off-by: John W. Linville -
This change is important for SoC host. In future we will want to know
chip ID (needed for early MIPS boot) before doing cores scanning.Signed-off-by: Rafał Miłecki
Acked-by: Hauke Mehrtens
Signed-off-by: John W. Linville
05 Sep, 2014
1 commit
-
There is an ongoing work on cleaning MIPS's nvram support so it could be
re-used on other platforms (bcm53xx to say precisely).
This will require a bit of extra logic in bcma this patch implements.Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
01 Aug, 2014
1 commit
-
It's cleaner and we don't have quite identical names like
BCMA_CORE_PCIEG2 and BCMA_CORE_PCIE2.Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
29 Jul, 2014
1 commit
-
It contains radio 0x2057 rev 14 just like a BCM43217, so it doesn't
require any magic. The main difference is that BCM4313 is 1x1:1.Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
19 Jul, 2014
2 commits
-
By the way add few chipsets that were tracked with "wl" dumps.
Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville -
Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
08 Jul, 2014
1 commit
-
New Broadcom PCIe devices (802.11ac ones?) use Gen2 and have to be
initialized differently.Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
31 Jan, 2014
1 commit
-
Pull MIPS updates from Ralf Baechle:
"The most notable new addition inside this pull request is the support
for MIPS's latest and greatest core called "inter/proAptiv". The
patch series describes this core as follows."The interAptiv is a power-efficient multi-core microprocessor
for use in system-on-chip (SoC) applications. The interAptiv combines
a multi-threading pipeline with a coherence manager to deliver improved
computational throughput and power efficiency. The interAptiv can
contain one to four MIPS32R3 interAptiv cores, system level
coherence manager with L2 cache, optional coherent I/O port,
and optional floating point unit."The platform specific patches touch all 3 Broadcom families. It adds
support for the new Broadcom/Netlogix XLP9xx Soc, building a common
BCM63XX SMP kernel for all BCM63XX SoCs regardless of core type/count
and full gpio button/led descriptions for BCM47xx.The rest of the series are cleanups and bug fixes that are MIPS
generic and consist largely of changes that Imgtec/MIPS had published
in their linux-mti-3.10.git stable tree. Random other cleanups and
patches preparing code to be merged in 3.15"* 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus: (139 commits)
mips: select ARCH_MIGHT_HAVE_PC_SERIO
mips: delete non-required instances of include
MIPS: KVM: remove shadow_tlb code
MIPS: KVM: use common EHINV aware UNIQUE_ENTRYHI
mips/ide: flush dcache also if icache does not snoop dcache
MIPS: BCM47XX: fix position of cpu_wait disabling
MIPS: BCM63XX: select correct MIPS_L1_CACHE_SHIFT value
MIPS: update MIPS_L1_CACHE_SHIFT based on MIPS_L1_CACHE_SHIFT_
MIPS: introduce MIPS_L1_CACHE_SHIFT_
MIPS: ZBOOT: gather string functions into string.c
arch/mips/pci: don't check resource with devm_ioremap_resource
arch/mips/lantiq/xway: don't check resource with devm_ioremap_resource
bcma: gpio: don't cast u32 to unsigned long
ssb: gpio: add own IRQ domain
MIPS: BCM47XX: fix sparse warnings in board.c
MIPS: BCM47XX: add board detection for Linksys WRT54GS V1
MIPS: BCM47XX: fix detection for some boards
MIPS: BCM47XX: Enable buttons support on SSB
MIPS: BCM47XX: Convert WNDR4500 to new syntax
MIPS: BCM47XX: Use "timer" trigger for status LEDs
...
23 Jan, 2014
1 commit
-
Input GPIO changes can generate interrupts, but we need kind of ACK for
them by changing IRQ polarity. This is required to stop hardware from
keep generating interrupts and generate another one on the next GPIO
state change.
This code allows using GPIOs with standard interrupts and add for
example GPIO buttons support.Signed-off-by: Rafał Miłecki
Acked-by: Hauke Mehrtens
Signed-off-by: John Crispin
Patchwork: http://patchwork.linux-mips.org/patch/6216/
05 Jan, 2014
1 commit
-
This function is used to get a specific core when there is more than
one core of that specific type. This is used in bgmac to reset all GMAC
cores.Signed-off-by: Hauke Mehrtens
Acked-by: Rafał Miłecki
Signed-off-by: David S. Miller
27 Sep, 2013
1 commit
-
This patch removes the bcma_core_pci_power_save() call from
the bcma_core_pci_{up,down}() functions as it tries to schedule
thus requiring to call them from non-atomic context. The function
bcma_core_pci_power_save() is now exported so the calling module
can explicitly use it in non-atomic context. This fixes the
'scheduling while atomic' issue reported by Tod Jackson and
Joe Perches.[ 13.210710] BUG: scheduling while atomic: dhcpcd/1800/0x00000202
[ 13.210718] Modules linked in: brcmsmac nouveau coretemp kvm_intel kvm cordic brcmutil bcma dell_wmi atl1c ttm mxm_wmi wmi
[ 13.210756] CPU: 2 PID: 1800 Comm: dhcpcd Not tainted 3.11.0-wl #1
[ 13.210762] Hardware name: Alienware M11x R2/M11x R2, BIOS A04 11/23/2010
[ 13.210767] ffff880177c92c40 ffff880170fd1948 ffffffff8169af5b 0000000000000007
[ 13.210777] ffff880170fd1ab0 ffff880170fd1958 ffffffff81697ee2 ffff880170fd19d8
[ 13.210785] ffffffff816a19f5 00000000000f4240 000000000000d080 ffff880170fd1fd8
[ 13.210794] Call Trace:
[ 13.210813] [] dump_stack+0x4f/0x84
[ 13.210826] [] __schedule_bug+0x43/0x51
[ 13.210837] [] __schedule+0x6e5/0x810
[ 13.210845] [] schedule+0x24/0x70
[ 13.210855] [] schedule_hrtimeout_range_clock+0x10c/0x150
[ 13.210867] [] ? update_rmtp+0x60/0x60
[ 13.210877] [] ? hrtimer_start_range_ns+0xf/0x20
[ 13.210887] [] schedule_hrtimeout_range+0xe/0x10
[ 13.210897] [] usleep_range+0x3b/0x40
[ 13.210910] [] bcma_pcie_mdio_set_phy.isra.3+0x4f/0x80 [bcma]
[ 13.210921] [] bcma_pcie_mdio_write.isra.4+0xbf/0xd0 [bcma]
[ 13.210932] [] bcma_pcie_mdio_writeread.isra.6.constprop.13+0x18/0x30 [bcma]
[ 13.210942] [] bcma_core_pci_power_save+0x3e/0x80 [bcma]
[ 13.210953] [] bcma_core_pci_up+0x2d/0x60 [bcma]
[ 13.210975] [] brcms_c_up+0xfc/0x430 [brcmsmac]
[ 13.210989] [] brcms_up+0x1d/0x20 [brcmsmac]
[ 13.211003] [] brcms_ops_start+0x298/0x340 [brcmsmac]
[ 13.211020] [] ? cfg80211_netdev_notifier_call+0xd2/0x5f0
[ 13.211030] [] ? packet_notifier+0xad/0x1d0
[ 13.211064] [] ieee80211_do_open+0x325/0xf80
[ 13.211076] [] ? __raw_notifier_call_chain+0x9/0x10
[ 13.211086] [] ieee80211_open+0x71/0x80
[ 13.211101] [] __dev_open+0x87/0xe0
[ 13.211109] [] __dev_change_flags+0x9c/0x180
[ 13.211117] [] dev_change_flags+0x23/0x70
[ 13.211127] [] devinet_ioctl+0x5b8/0x6a0
[ 13.211136] [] inet_ioctl+0x75/0x90
[ 13.211147] [] sock_do_ioctl+0x2b/0x70
[ 13.211155] [] sock_ioctl+0x71/0x2a0
[ 13.211169] [] do_vfs_ioctl+0x87/0x520
[ 13.211180] [] ? ____fput+0x9/0x10
[ 13.211198] [] ? task_work_run+0x9c/0xd0
[ 13.211202] [] SyS_ioctl+0x91/0xb0
[ 13.211208] [] system_call_fastpath+0x16/0x1b
[ 13.211217] NOHZ: local_softirq_pending 202The issue was introduced in v3.11 kernel by following commit:
commit aa51e598d04c6acf5477934cd6383f5a17ce9029
Author: Hauke Mehrtens
Date: Sat Aug 24 00:32:31 2013 +0200brcmsmac: use bcma PCIe up and down functions
replace the calls to bcma_core_pci_extend_L1timer() by calls to the
newly introduced bcma_core_pci_ip() and bcma_core_pci_down()Signed-off-by: Hauke Mehrtens
Cc: Arend van Spriel
Signed-off-by: John W. LinvilleThis fix has been discussed with Hauke Mehrtens [1] selection
option 3) and is intended for v3.12.Ref:
[1] http://mid.gmane.org/5239B12D.3040206@hauke-m.deCc: # 3.11.x
Cc: Tod Jackson
Cc: Joe Perches
Cc: Rafal Milecki
Cc: Hauke Mehrtens
Reviewed-by: Hante Meuleman
Signed-off-by: Arend van Spriel
Signed-off-by: John W. Linville
27 Aug, 2013
3 commits
-
This enables or disables power saving on the PCIe bus when the wifi is
in operation or not.Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville -
This is not called any more, do not export it.
Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville -
The wifi driver should tell the PCIe core that it is now in operation
so that some workarounds can be applied and the power state is changed.
This should replace the call to bcma_core_pci_extend_L1timer by the
brcmsmac driver.Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville
23 Jul, 2013
2 commits
-
These are the chipIDs of some ARM based SoCs from the BCM47xx line.
Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville -
These cores were found on a BCM4708 (chipid 53010), this is a ARM SoC
with two Cortex A9 cores.bcma: bus0: Found chip with id 0xCF12, rev 0x00 and package 0x02
bcma: bus0: Core 0 found: ChipCommon (manuf 0x4BF, id 0x800, rev 0x2A, class 0x0)
bcma: bus0: Core 1 found: DMA (manuf 0x4BF, id 0x502, rev 0x01, class 0x0)
bcma: bus0: Core 2 found: GBit MAC (manuf 0x4BF, id 0x82D, rev 0x04, class 0x0)
bcma: bus0: Core 3 found: GBit MAC (manuf 0x4BF, id 0x82D, rev 0x04, class 0x0)
bcma: bus0: Core 4 found: GBit MAC (manuf 0x4BF, id 0x82D, rev 0x04, class 0x0)
bcma: bus0: Core 5 found: GBit MAC (manuf 0x4BF, id 0x82D, rev 0x04, class 0x0)
bcma: bus0: Core 6 found: PCIe Gen 2 (manuf 0x4BF, id 0x501, rev 0x01, class 0x0)
bcma: bus0: Core 7 found: PCIe Gen 2 (manuf 0x4BF, id 0x501, rev 0x01, class 0x0)
bcma: bus0: Core 8 found: ARM Cortex A9 core (ihost) (manuf 0x4BF, id 0x510, rev 0x01, class 0x0)
bcma: bus0: Core 9 found: USB 2.0 (manuf 0x4BF, id 0x504, rev 0x01, class 0x0)
bcma: bus0: Core 10 found: USB 3.0 (manuf 0x4BF, id 0x505, rev 0x01, class 0x0)
bcma: bus0: Core 11 found: SDIO3 (manuf 0x4BF, id 0x503, rev 0x01, class 0x0)
bcma: bus0: Core 12 found: ARM Cortex A9 JTAG (manuf 0x4BF, id 0x506, rev 0x01, class 0x0)
bcma: bus0: Core 13 found: Denali DDR2/DDR3 memory controller (manuf 0x4BF, id 0x507, rev 0x01, class 0x0)
bcma: bus0: Core 14 found: ROM (manuf 0x4BF, id 0x508, rev 0x01, class 0x0)
bcma: bus0: Core 15 found: NAND flash controller (manuf 0x4BF, id 0x509, rev 0x01, class 0x0)
bcma: bus0: Core 16 found: SPI flash controller (manuf 0x4BF, id 0x50A, rev 0x01, class 0x0)Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville
28 Jun, 2013
1 commit
-
Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
18 May, 2013
1 commit
-
PCIe and ARM CR4 cores were found on 14e4:43b1 AKA BCM4352.
Reported-by: Gabriel Thörnblad
Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
13 Apr, 2013
2 commits
-
Set device in a manner that SDIO I/O card reset
will lead to WLAN backplane and PMU state reset.Reviewed-by: Hante Meuleman
Reviewed-by: Arend van Spriel
Reviewed-by: Pieter-Paul Giesberts
Reviewed-by: Franky (Zhenhui) Lin
Signed-off-by: Piotr Haber
Signed-off-by: Arend van Spriel
Signed-off-by: John W. Linville -
Newer WiFi chip use ARM CR4 core to achieve higher performance. Add necessary
code for host driver in order to support CR4 core.Reviewed-by: Arend van Spriel
Reviewed-by: Pieter-Paul Giesberts
Signed-off-by: Franky Lin
Signed-off-by: Arend van Spriel
Signed-off-by: John W. Linville
28 Mar, 2013
2 commits
-
This function will be used by brcmsmac.
Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville -
Add some more chip IDs to bcma_pmu_get_alp_clock()
Signed-off-by: Hauke Mehrtens
Signed-off-by: John W. Linville
26 Mar, 2013
1 commit
-
Using that IDs we can write workarounds for various cards
Signed-off-by: Rafał Miłecki
Signed-off-by: John W. Linville
03 Mar, 2013
1 commit
-
Pull MTD update from David Woodhouse:
"Fairly unexciting MTD merge for 3.9:- misc clean-ups in the MTD command-line partitioning parser
(cmdlinepart)
- add flash locking support for STmicro chips serial flash chips, as
well as for CFI command set 2 chips.
- new driver for the ELM error correction HW module found in various
TI chips, enable the OMAP NAND driver to use the ELM HW error
correction
- added number of new serial flash IDs
- various fixes and improvements in the gpmi NAND driver
- bcm47xx NAND driver improvements
- make the mtdpart module actually removable"* tag 'for-linus-20130301' of git://git.infradead.org/linux-mtd: (45 commits)
mtd: map: BUG() in non handled cases
mtd: bcm47xxnflash: use pr_fmt for module prefix in messages
mtd: davinci_nand: Use managed resources
mtd: mtd_torturetest can cause stack overflows
mtd: physmap_of: Convert device allocation to managed devm_kzalloc()
mtd: at91: atmel_nand: for PMECC, add code to check the ONFI parameter ECC requirement.
mtd: atmel_nand: make pmecc-cap, pmecc-sector-size in dts is optional.
mtd: atmel_nand: avoid to report an error when lookup table offset is 0.
mtd: bcm47xxsflash: adjust names of bus-specific functions
mtd: bcm47xxpart: improve probing of nvram partition
mtd: bcm47xxpart: add support for other erase sizes
mtd: bcm47xxnflash: register this as normal driver
mtd: bcm47xxnflash: fix message
mtd: bcm47xxsflash: register this as normal driver
mtd: bcm47xxsflash: write number of written bytes
mtd: gpmi: add sanity check for the ECC
mtd: gpmi: set the Golois Field bit for mx6q's BCH
mtd: devices: elm: Removes literals in elm DT node
mtd: gpmi: fix a dereferencing freed memory error
mtd: fix the wrong timeo for panic_nand_wait()
...
09 Feb, 2013
1 commit
-
…wireless-next into for-davem
