19 Aug, 2011
2 commits
-
Cyclic property and paused state are encoded as bits in the channel status
bitfield. Tests of those bits are wrapped in convenient helper functions.Signed-off-by: Nicolas Ferre
Signed-off-by: Vinod Koul -
Save/restore dma controller state across a suspend-resume sequence.
The prepare() function will wait for the non-cyclic channels to become idle.
It also deals with cyclic operations with the start at next period while
resuming.Signed-off-by: Nicolas Ferre
Signed-off-by: Uwe Kleine-König
Signed-off-by: Vinod Koul
09 May, 2011
1 commit
-
Pause and resume controls are useful for audio devices. This also returns
correct status from atc_tx_status() in case chan is paused.Idea from dw_dmac patch by Linus Walleij.
Signed-off-by: Nicolas Ferre
Acked-by: Linus Walleij
Signed-off-by: Vinod Koul
02 May, 2011
3 commits
-
DMA controller has two AHB interfaces on the SOC internal
matrix.
It is more efficient to specialize each interface as the
access to memory can introduce latencies that are not compatible
with peripheral accesses requirements.Signed-off-by: Nicolas Ferre
Signed-off-by: Vinod Koul -
Signed-off-by: Nicolas Ferre
Signed-off-by: Vinod Koul -
Now we use Buffer Transfer Completed interrupts. If we
want a chained buffer completed information, we setup the
ATC_IEN bit in CTRLB register in the lli.
This is done by set_desc_eol() function and used by
memcpy/slave_sg functions.Signed-off-by: Nicolas Ferre
Signed-off-by: Vinod Koul
09 Sep, 2009
1 commit
-
Drop at_hdmac's use of tx_list from struct dma_async_tx_descriptor in
preparation for removal of this field.Cc: Nicolas Ferre
Signed-off-by: Dan Williams
23 Jul, 2009
2 commits
-
This patch for at_hdmac adds the slave transfers capability to the Atmel DMA
controller available on some AT91 SOCs. This allow peripheral to memory and
memory to peripheral transfers with hardware handshaking.Slave structure for controller specific information is passed through channel
private data. This at_dma_slave structure is defined in at_hdmac.h header file
and relative hardware definition are moved to this file from at_hdmac_regs.h.
Doing this we allow the channel configuration from platform definition code.This work is intensively based on dw_dmac and several slave implementations.
Signed-off-by: Nicolas Ferre
Signed-off-by: Dan Williams -
This AHB DMA Controller (aka HDMA or DMAC on AT91 systems) is availlable on
at91sam9rl chip. It will be used on other products in the future.This first release covers only the memory-to-memory tranfer type. This is the
only tranfer type supported by this chip. On other products, it will be used
also for peripheral DMA transfer (slave API support to come).I used dmatest client without problem in different configurations to test it.
Full documentation for this controller can be found in the SAM9RL datasheet:
http://www.atmel.com/dyn/products/product_card.asp?part_id=4243Signed-off-by: Nicolas Ferre
Acked-by: Maciej Sosnowski
Signed-off-by: Dan Williams