22 Jun, 2017
1 commit
-
The Aspeed 24XX/25XX chips share a single hardware interrupt across 14
separate I2C busses. This adds a dummy irqchip which maps the single
hardware interrupt to software interrupts for each of the busses.Signed-off-by: Brendan Higgins
Signed-off-by: Marc Zyngier