05 Apr, 2016

1 commit


17 Feb, 2016

2 commits


14 Aug, 2015

1 commit


19 Jan, 2015

2 commits

  • A number of IOMMUs found in ARM SoCs can walk architecture-compatible
    page tables.

    This patch adds a generic allocator for Stage-1 and Stage-2 v7/v8
    long-descriptor page tables. 4k, 16k and 64k pages are supported, with
    up to 4-levels of walk to cover a 48-bit address space.

    Tested-by: Laurent Pinchart
    Signed-off-by: Will Deacon

    Will Deacon
     
  • This patch introduces a generic framework for allocating page tables for
    an IOMMU. There are a number of reasons we want to do this:

    - It avoids duplication of complex table management code in IOMMU
    drivers that use the same page table format

    - It removes any coupling with the CPU table format (and even the
    architecture!)

    - It defines an API for IOMMU TLB maintenance

    Tested-by: Laurent Pinchart
    Signed-off-by: Will Deacon

    Will Deacon