Blame view
include/configs/ASH405.h
13.6 KB
c93f70962 ASH405 board adde... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 |
/* * (C) Copyright 2001-2003 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com * * See file CREDITS for list of people who contributed to this * project. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of * the License, or (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, * MA 02111-1307 USA */ /* * board/config.h - configuration options, board specific */ #ifndef __CONFIG_H #define __CONFIG_H /* * High Level Configuration Options * (easy to change) */ #define CONFIG_405EP 1 /* This is a PPC405 CPU */ |
c837dcb1a * The PS/2 mux on... |
37 38 |
#define CONFIG_4xx 1 /* ...member of PPC4xx family */ #define CONFIG_ASH405 1 /* ...on a ASH405 board */ |
c93f70962 ASH405 board adde... |
39 |
|
c837dcb1a * The PS/2 mux on... |
40 41 |
#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */ #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */ |
c93f70962 ASH405 board adde... |
42 |
|
a20b27a36 esd config files ... |
43 |
#define CONFIG_SYS_CLK_FREQ 33333300 /* external frequency to pll */ |
c93f70962 ASH405 board adde... |
44 45 46 47 48 |
#define CONFIG_BAUDRATE 9600 #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */ #undef CONFIG_BOOTARGS |
a20b27a36 esd config files ... |
49 50 51 |
#undef CONFIG_BOOTCOMMAND #define CONFIG_PREBOOT /* enable preboot variable */ |
c93f70962 ASH405 board adde... |
52 53 54 |
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
bd84ee4c2 Migrate esd 405EP... |
55 56 |
#define CONFIG_NET_MULTI 1 #undef CONFIG_HAS_ETH1 |
c93f70962 ASH405 board adde... |
57 |
#define CONFIG_MII 1 /* MII PHY management */ |
c837dcb1a * The PS/2 mux on... |
58 |
#define CONFIG_PHY_ADDR 0 /* PHY address */ |
a20b27a36 esd config files ... |
59 |
#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */ |
bd84ee4c2 Migrate esd 405EP... |
60 |
#define CONFIG_RESET_PHY_R 1 /* use reset_phy() to disable phy sleep mode */ |
a20b27a36 esd config files ... |
61 62 |
#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/ |
c93f70962 ASH405 board adde... |
63 |
|
498ff9a22 include/configs: ... |
64 65 |
/* |
11799434c include/configs/[... |
66 67 68 69 70 71 72 73 74 |
* BOOTP options */ #define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_BOOTPATH #define CONFIG_BOOTP_GATEWAY #define CONFIG_BOOTP_HOSTNAME /* |
498ff9a22 include/configs: ... |
75 76 77 78 79 80 81 82 83 84 85 86 87 |
* Command line configuration. */ #include <config_cmd_default.h> #define CONFIG_CMD_DHCP #define CONFIG_CMD_IRQ #define CONFIG_CMD_ELF #define CONFIG_CMD_NAND #define CONFIG_CMD_DATE #define CONFIG_CMD_I2C #define CONFIG_CMD_MII #define CONFIG_CMD_PING #define CONFIG_CMD_EEPROM |
c93f70962 ASH405 board adde... |
88 |
|
c837dcb1a * The PS/2 mux on... |
89 |
#undef CONFIG_WATCHDOG /* watchdog disabled */ |
c93f70962 ASH405 board adde... |
90 |
|
c837dcb1a * The PS/2 mux on... |
91 92 |
#define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/ #define CFG_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */ |
c93f70962 ASH405 board adde... |
93 |
|
c837dcb1a * The PS/2 mux on... |
94 |
#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ |
c93f70962 ASH405 board adde... |
95 96 97 98 99 100 101 102 103 |
/* * Miscellaneous configurable options */ #define CFG_LONGHELP /* undef to save memory */ #define CFG_PROMPT "=> " /* Monitor Command Prompt */ #undef CFG_HUSH_PARSER /* use "hush" command parser */ #ifdef CFG_HUSH_PARSER |
c837dcb1a * The PS/2 mux on... |
104 |
#define CFG_PROMPT_HUSH_PS2 "> " |
c93f70962 ASH405 board adde... |
105 |
#endif |
498ff9a22 include/configs: ... |
106 |
#if defined(CONFIG_CMD_KGDB) |
c837dcb1a * The PS/2 mux on... |
107 |
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
c93f70962 ASH405 board adde... |
108 |
#else |
c837dcb1a * The PS/2 mux on... |
109 |
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */ |
c93f70962 ASH405 board adde... |
110 111 112 113 |
#endif #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ #define CFG_MAXARGS 16 /* max number of command args */ #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ |
c837dcb1a * The PS/2 mux on... |
114 |
#define CFG_DEVICE_NULLDEV 1 /* include nulldev device */ |
c93f70962 ASH405 board adde... |
115 |
|
c837dcb1a * The PS/2 mux on... |
116 |
#define CFG_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/ |
c93f70962 ASH405 board adde... |
117 118 119 |
#define CFG_MEMTEST_START 0x0400000 /* memtest works on */ #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ |
c837dcb1a * The PS/2 mux on... |
120 121 122 123 |
#undef CFG_EXT_SERIAL_CLOCK /* no external serial clock used */ #define CFG_IGNORE_405_UART_ERRATA_59 /* ignore ppc405gp errata #59 */ #define CFG_BASE_BAUD 691200 #undef CONFIG_UART1_CONSOLE /* define for uart1 as console */ |
c93f70962 ASH405 board adde... |
124 125 |
/* The following table includes the supported baudrates */ |
c837dcb1a * The PS/2 mux on... |
126 |
#define CFG_BAUDRATE_TABLE \ |
8bde7f776 * Code cleanup: |
127 128 |
{ 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \ 57600, 115200, 230400, 460800, 921600 } |
c93f70962 ASH405 board adde... |
129 130 131 |
#define CFG_LOAD_ADDR 0x100000 /* default load address */ #define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */ |
c837dcb1a * The PS/2 mux on... |
132 |
#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ |
c93f70962 ASH405 board adde... |
133 134 |
#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ |
c837dcb1a * The PS/2 mux on... |
135 |
#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ |
53cf9435c - CFG_RX_ETH_BUFF... |
136 |
|
c837dcb1a * The PS/2 mux on... |
137 |
#define CFG_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */ |
53cf9435c - CFG_RX_ETH_BUFF... |
138 |
|
c93f70962 ASH405 board adde... |
139 140 141 142 |
/*----------------------------------------------------------------------- * NAND-FLASH stuff *----------------------------------------------------------------------- */ |
bd84ee4c2 Migrate esd 405EP... |
143 144 145 146 |
#define CFG_NAND_BASE_LIST { CFG_NAND_BASE } #define NAND_MAX_CHIPS 1 #define CFG_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ #define NAND_BIG_DELAY_US 25 |
addb2e165 Re-factoring the ... |
147 |
|
bd84ee4c2 Migrate esd 405EP... |
148 149 150 151 |
#define CFG_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */ #define CFG_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */ #define CFG_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */ #define CFG_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */ |
c93f70962 ASH405 board adde... |
152 |
|
c750d2e66 NAND: Add CFG_NAN... |
153 154 |
#define CFG_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */ #define CFG_NAND_QUIET 1 |
a20b27a36 esd config files ... |
155 |
|
c93f70962 ASH405 board adde... |
156 157 158 159 |
/*----------------------------------------------------------------------- * PCI stuff *----------------------------------------------------------------------- */ |
c837dcb1a * The PS/2 mux on... |
160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 |
#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */ #define PCI_HOST_FORCE 1 /* configure as pci host */ #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ #define CONFIG_PCI /* include pci support */ #define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */ #undef CONFIG_PCI_PNP /* do pci plug-and-play */ /* resource configuration */ #undef CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */ #define CFG_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */ #define CFG_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */ #define CFG_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/ #define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */ #define CFG_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */ #define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ #define CFG_PCI_PTM2LA 0xffc00000 /* point to flash */ #define CFG_PCI_PTM2MS 0xffc00001 /* 4MB, enable */ #define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */ |
c93f70962 ASH405 board adde... |
180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 |
/*----------------------------------------------------------------------- * Start addresses for the final memory configuration * (Set up by the startup code) * Please note that CFG_SDRAM_BASE _must_ start at 0 */ #define CFG_SDRAM_BASE 0x00000000 #define CFG_FLASH_BASE 0xFFFC0000 #define CFG_MONITOR_BASE CFG_FLASH_BASE #define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */ #define CFG_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */ /* * For booting Linux, the board info and command line data * have to be in the first 8 MB of memory, since this is * the maximum mapped by the Linux kernel during initialization. */ #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ /*----------------------------------------------------------------------- * FLASH organization */ #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ #define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ #define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ #define CFG_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */ |
c837dcb1a * The PS/2 mux on... |
206 207 208 |
#define CFG_FLASH_WORD_SIZE unsigned short /* flash word size (width) */ #define CFG_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */ #define CFG_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */ |
c93f70962 ASH405 board adde... |
209 210 211 212 |
/* * The following defines are added for buggy IOP480 byte interface. * All other boards should use the standard values (CPCI405 etc.) */ |
c837dcb1a * The PS/2 mux on... |
213 214 215 |
#define CFG_FLASH_READ0 0x0000 /* 0 is standard */ #define CFG_FLASH_READ1 0x0001 /* 1 is standard */ #define CFG_FLASH_READ2 0x0002 /* 2 is standard */ |
c93f70962 ASH405 board adde... |
216 |
|
c837dcb1a * The PS/2 mux on... |
217 |
#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
c93f70962 ASH405 board adde... |
218 219 |
#if 0 /* test-only */ |
c837dcb1a * The PS/2 mux on... |
220 221 |
#define CFG_JFFS2_FIRST_BANK 0 /* use for JFFS2 */ #define CFG_JFFS2_NUM_BANKS 1 /* ! second bank contains U-Boot */ |
c93f70962 ASH405 board adde... |
222 223 224 225 226 |
#endif /*----------------------------------------------------------------------- * Environment Variable setup */ |
c837dcb1a * The PS/2 mux on... |
227 228 229 |
#define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ #define CFG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */ #define CFG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/ |
8bde7f776 * Code cleanup: |
230 |
/* total size of a CAT24WC16 is 2048 bytes */ |
c93f70962 ASH405 board adde... |
231 232 |
#define CFG_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */ |
c837dcb1a * The PS/2 mux on... |
233 |
#define CFG_NVRAM_SIZE 242 /* NVRAM size */ |
c93f70962 ASH405 board adde... |
234 235 236 237 238 239 240 241 242 |
/*----------------------------------------------------------------------- * I2C EEPROM (CAT24WC16) for environment */ #define CONFIG_HARD_I2C /* I2c with hardware support */ #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */ #define CFG_I2C_SLAVE 0x7F #define CFG_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */ |
c837dcb1a * The PS/2 mux on... |
243 244 |
#define CFG_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ /* mask of address bits that overflow into the "EEPROM chip address" */ |
c93f70962 ASH405 board adde... |
245 246 247 |
#define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07 #define CFG_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */ /* 16 byte page write mode using*/ |
c837dcb1a * The PS/2 mux on... |
248 |
/* last 4 bits of the address */ |
c93f70962 ASH405 board adde... |
249 250 |
#define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ #define CFG_EEPROM_PAGE_WRITE_ENABLE |
c93f70962 ASH405 board adde... |
251 252 253 254 255 256 257 258 259 260 261 |
/* * Init Memory Controller: * * BR0/1 and OR0/1 (FLASH) */ #define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */ /*----------------------------------------------------------------------- * External Bus Controller (EBC) Setup */ |
c837dcb1a * The PS/2 mux on... |
262 263 264 265 |
/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */ #define CFG_EBC_PB0AP 0x92015480 /*#define CFG_EBC_PB0AP 0x08055880 /XXX* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */ #define CFG_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */ |
c93f70962 ASH405 board adde... |
266 |
|
c837dcb1a * The PS/2 mux on... |
267 268 269 |
/* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */ #define CFG_EBC_PB1AP 0x92015480 #define CFG_EBC_PB1CR 0xF4018000 /* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */ |
c93f70962 ASH405 board adde... |
270 |
|
c837dcb1a * The PS/2 mux on... |
271 272 273 |
/* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */ #define CFG_EBC_PB2AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ #define CFG_EBC_PB2CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ |
c93f70962 ASH405 board adde... |
274 |
|
c837dcb1a * The PS/2 mux on... |
275 276 277 |
/* Memory Bank 3 (16 Bit Peripheral: FPGA internal, dig. IO) initialization */ #define CFG_EBC_PB3AP 0x010053C0 /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ #define CFG_EBC_PB3CR 0xF011A000 /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */ |
c93f70962 ASH405 board adde... |
278 |
|
c837dcb1a * The PS/2 mux on... |
279 280 281 282 283 284 285 |
#define CAN_BA 0xF0000000 /* CAN Base Address */ #define DUART0_BA 0xF0000400 /* DUART Base Address */ #define DUART1_BA 0xF0000408 /* DUART Base Address */ #define DUART2_BA 0xF0000410 /* DUART Base Address */ #define DUART3_BA 0xF0000418 /* DUART Base Address */ #define RTC_BA 0xF0000500 /* RTC Base Address */ #define CFG_NAND_BASE 0xF4000000 |
c93f70962 ASH405 board adde... |
286 287 288 289 |
/*----------------------------------------------------------------------- * FPGA stuff */ |
c837dcb1a * The PS/2 mux on... |
290 291 |
#define CFG_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */ #define CFG_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/ |
c93f70962 ASH405 board adde... |
292 293 |
/* FPGA program pin configuration */ |
c837dcb1a * The PS/2 mux on... |
294 295 296 297 298 |
#define CFG_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */ #define CFG_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */ #define CFG_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */ #define CFG_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */ #define CFG_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */ |
c93f70962 ASH405 board adde... |
299 300 301 302 303 |
/*----------------------------------------------------------------------- * Definitions for initial stack pointer and data area (in data cache) */ /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ |
c837dcb1a * The PS/2 mux on... |
304 |
#define CFG_TEMP_STACK_OCM 1 |
c93f70962 ASH405 board adde... |
305 306 307 308 309 310 311 312 313 |
/* On Chip Memory location */ #define CFG_OCM_DATA_ADDR 0xF8000000 #define CFG_OCM_DATA_SIZE 0x1000 #define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of SDRAM */ #define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */ #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) |
c837dcb1a * The PS/2 mux on... |
314 |
#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET |
c93f70962 ASH405 board adde... |
315 316 317 318 |
/*----------------------------------------------------------------------- * Definitions for GPIO setup (PPC405EP specific) * |
c837dcb1a * The PS/2 mux on... |
319 320 |
* GPIO0[0] - External Bus Controller BLAST output * GPIO0[1-9] - Instruction trace outputs -> GPIO |
c93f70962 ASH405 board adde... |
321 322 323 324 325 326 327 |
* GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs * GPIO0[24-27] - UART0 control signal inputs/outputs * GPIO0[28-29] - UART1 data signal input/output * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs */ |
c837dcb1a * The PS/2 mux on... |
328 329 330 331 332 333 334 |
#define CFG_GPIO0_OSRH 0x40000550 #define CFG_GPIO0_OSRL 0x00000110 #define CFG_GPIO0_ISR1H 0x00000000 #define CFG_GPIO0_ISR1L 0x15555445 #define CFG_GPIO0_TSRH 0x00000000 #define CFG_GPIO0_TSRL 0x00000000 #define CFG_GPIO0_TCR 0xF7FE0014 |
c93f70962 ASH405 board adde... |
335 |
|
c837dcb1a * The PS/2 mux on... |
336 |
#define CFG_DUART_RST (0x80000000 >> 14) |
c93f70962 ASH405 board adde... |
337 338 339 340 341 342 343 344 345 346 347 348 349 350 |
/* * Internal Definitions * * Boot Flags */ #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ #define BOOTFLAG_WARM 0x02 /* Software reboot */ /* * Default speed selection (cpu_plb_opb_ebc) in mhz. * This value will be set if iic boot eprom is disabled. */ #if 0 |
c837dcb1a * The PS/2 mux on... |
351 352 |
#define PLLMR0_DEFAULT PLLMR0_266_133_66_33 #define PLLMR1_DEFAULT PLLMR1_266_133_66_33 |
c93f70962 ASH405 board adde... |
353 354 |
#endif #if 1 |
c837dcb1a * The PS/2 mux on... |
355 356 |
#define PLLMR0_DEFAULT PLLMR0_200_100_50_33 #define PLLMR1_DEFAULT PLLMR1_200_100_50_33 |
c93f70962 ASH405 board adde... |
357 358 |
#endif #if 0 |
c837dcb1a * The PS/2 mux on... |
359 360 |
#define PLLMR0_DEFAULT PLLMR0_133_66_66_33 #define PLLMR1_DEFAULT PLLMR1_133_66_66_33 |
c93f70962 ASH405 board adde... |
361 362 363 |
#endif #endif /* __CONFIG_H */ |