Blame view
include/configs/RRvision.h
16.1 KB
e22117437 Initial revision |
1 2 3 4 |
/* * (C) Copyright 2000, 2001, 2002 * Wolfgang Denk, DENX Software Engineering, wd@denx.de. * |
1a4596601 Add GPL-2.0+ SPDX... |
5 |
* SPDX-License-Identifier: GPL-2.0+ |
e22117437 Initial revision |
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 |
*/ /* * board/config.h - configuration options, board specific */ #ifndef __CONFIG_H #define __CONFIG_H /* * High Level Configuration Options * (easy to change) */ #define CONFIG_MPC823 1 /* This is a MPC823 CPU */ #define CONFIG_RRVISION 1 /* ...on a RRvision board */ |
2ae182419 Makefile: move al... |
22 |
#define CONFIG_SYS_TEXT_BASE 0x40000000 |
e22117437 Initial revision |
23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 |
#define CONFIG_8xx_GCLK_FREQ 64000000 #define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */ #undef CONFIG_8xx_CONS_SMC2 #undef CONFIG_8xx_CONS_NONE #define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */ #if 0 #define CONFIG_BOOTDELAY -1 /* autoboot disabled */ #else #define CONFIG_BOOTDELAY 3 /* autoboot after 5 seconds */ #endif #define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */ #define CONFIG_PREBOOT "setenv stdout serial" #undef CONFIG_BOOTARGS #define CONFIG_ETHADDR 00:50:C2:00:E0:70 #define CONFIG_OVERWRITE_ETHADDR_ONCE 1 #define CONFIG_IPADDR 10.0.0.5 #define CONFIG_SERVERIP 10.0.0.2 #define CONFIG_NETMASK 255.0.0.0 |
8b3637c66 common: cosmetic:... |
45 |
#define CONFIG_ROOTPATH "/opt/eldk/ppc_8xx" |
e22117437 Initial revision |
46 47 48 49 50 51 |
#define CONFIG_BOOTCOMMAND "run flash_self" #define CONFIG_EXTRA_ENV_SETTINGS \ "netdev=eth0\0" \ "ramargs=setenv bootargs root=/dev/ram rw\0" \ "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
fe126d8b3 Change all '$(...... |
52 53 54 55 |
"nfsroot=${serverip}:${rootpath}\0" \ "addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}" \ ":${gatewayip}:${netmask}:${hostname}:${netdev}:off\0" \ "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\ |
e22117437 Initial revision |
56 57 |
"load=tftp 100000 /tftpboot/u-boot.bin\0" \ "update=protect off 1:0-8;era 1:0-8;" \ |
fe126d8b3 Change all '$(...... |
58 |
"cp.b 100000 40000000 ${filesize};" \ |
e22117437 Initial revision |
59 60 61 |
"setenv filesize;saveenv\0" \ "kernel_addr=40040000\0" \ "ramdisk_addr=40100000\0" \ |
3bac35137 * Patch by Josef ... |
62 |
"kernel_img=/tftpboot/uImage\0" \ |
fe126d8b3 Change all '$(...... |
63 |
"kernel_load=tftp 200000 ${kernel_img}\0" \ |
e22117437 Initial revision |
64 |
"net_nfs=run kernel_load nfsargs addip addtty;bootm\0" \ |
fe126d8b3 Change all '$(...... |
65 |
"flash_nfs=run nfsargs addip addtty;bootm ${kernel_addr}\0" \ |
e22117437 Initial revision |
66 |
"flash_self=run ramargs addip addtty;" \ |
fe126d8b3 Change all '$(...... |
67 |
"bootm ${kernel_addr} ${ramdisk_addr}\0" |
e22117437 Initial revision |
68 69 70 |
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ |
6d0f6bcf3 rename CFG_ macro... |
71 |
#undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */ |
e22117437 Initial revision |
72 73 74 75 76 77 |
#undef CONFIG_WATCHDOG /* watchdog disabled */ #undef CONFIG_STATUS_LED /* disturbs display */ #undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */ |
18225e8dd include/configs/[... |
78 79 80 81 82 83 84 85 |
/* * BOOTP options */ #define CONFIG_BOOTP_SUBNETMASK #define CONFIG_BOOTP_GATEWAY #define CONFIG_BOOTP_HOSTNAME #define CONFIG_BOOTP_BOOTPATH #define CONFIG_BOOTP_BOOTFILESIZE |
e22117437 Initial revision |
86 87 88 89 90 |
#define CONFIG_MAC_PARTITION #define CONFIG_DOS_PARTITION #define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */ |
59155f4c5 lcd, mpc8xx: move... |
91 92 93 |
#ifdef CONFIG_LCD #define CONFIG_MPC8XX_LCD #else |
e22117437 Initial revision |
94 95 96 97 |
#define CONFIG_VIDEO 1 /* To enable the video initialization */ /* Video related */ #define CONFIG_VIDEO_LOGO 1 /* Show the logo */ |
8564acf93 * Patches by Yuli... |
98 99 |
#define CONFIG_VIDEO_ENCODER_AD7179 1 /* Enable this encoder */ #define CONFIG_VIDEO_ENCODER_AD7179_ADDR 0x2A /* ALSB to ground */ |
e22117437 Initial revision |
100 101 102 |
#endif /* enable I2C and select the hardware/software driver */ |
ea818dbbc i2c, soft-i2c: sw... |
103 104 105 106 |
#define CONFIG_SYS_I2C #define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */ #define CONFIG_SYS_I2C_SOFT_SPEED 50000 #define CONFIG_SYS_I2C_SOFT_SLAVE 0xFE |
e22117437 Initial revision |
107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 |
/* * Software (bit-bang) I2C driver configuration */ #define PB_SCL 0x00000020 /* PB 26 */ #define PB_SDA 0x00000010 /* PB 27 */ #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL) #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA) #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA) #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0) #define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \ else immr->im_cpm.cp_pbdat &= ~PB_SDA #define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \ else immr->im_cpm.cp_pbdat &= ~PB_SCL #define I2C_DELAY udelay(1) /* 1/4 I2C clock duration */ |
e22117437 Initial revision |
122 |
|
e9a0f8f15 include/configs: ... |
123 124 125 126 127 128 129 130 131 132 133 134 |
/* * Command line configuration. */ #include <config_cmd_default.h> #define CONFIG_CMD_DHCP #define CONFIG_CMD_I2C #define CONFIG_CMD_IDE #define CONFIG_CMD_DATE #undef CONFIG_CMD_PCMCIA #undef CONFIG_CMD_IDE |
e22117437 Initial revision |
135 |
|
e22117437 Initial revision |
136 137 138 139 |
/* * Miscellaneous configurable options */ |
6d0f6bcf3 rename CFG_ macro... |
140 |
#define CONFIG_SYS_LONGHELP /* undef to save memory */ |
e9a0f8f15 include/configs: ... |
141 |
#if defined(CONFIG_CMD_KGDB) |
6d0f6bcf3 rename CFG_ macro... |
142 |
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
e22117437 Initial revision |
143 |
#else |
6d0f6bcf3 rename CFG_ macro... |
144 |
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
e22117437 Initial revision |
145 |
#endif |
6d0f6bcf3 rename CFG_ macro... |
146 147 148 |
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ |
e22117437 Initial revision |
149 |
|
6d0f6bcf3 rename CFG_ macro... |
150 151 |
#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ |
e22117437 Initial revision |
152 |
|
6d0f6bcf3 rename CFG_ macro... |
153 |
#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
e22117437 Initial revision |
154 |
|
e22117437 Initial revision |
155 156 157 158 159 160 161 162 |
/* * Low Level Configuration Settings * (address mappings, register initial values, etc.) * You should know what you are doing if you make changes here. */ /*----------------------------------------------------------------------- * Internal Memory Mapped Register */ |
6d0f6bcf3 rename CFG_ macro... |
163 |
#define CONFIG_SYS_IMMR 0xFFF00000 |
e22117437 Initial revision |
164 165 166 167 |
/*----------------------------------------------------------------------- * Definitions for initial stack pointer and data area (in DPRAM) */ |
6d0f6bcf3 rename CFG_ macro... |
168 |
#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR |
553f09823 Rename CONFIG_SYS... |
169 |
#define CONFIG_SYS_INIT_RAM_SIZE 0x2F00 /* Size of used area in DPRAM */ |
25ddd1fb0 Replace CONFIG_SY... |
170 |
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf3 rename CFG_ macro... |
171 |
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
e22117437 Initial revision |
172 173 174 175 |
/*----------------------------------------------------------------------- * Start addresses for the final memory configuration * (Set up by the startup code) |
6d0f6bcf3 rename CFG_ macro... |
176 |
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
e22117437 Initial revision |
177 |
*/ |
6d0f6bcf3 rename CFG_ macro... |
178 179 180 181 182 |
#define CONFIG_SYS_SDRAM_BASE 0x00000000 #define CONFIG_SYS_FLASH_BASE 0x40000000 #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ |
e22117437 Initial revision |
183 184 185 186 187 188 |
/* * For booting Linux, the board info and command line data * have to be in the first 8 MB of memory, since this is * the maximum mapped by the Linux kernel during initialization. */ |
6d0f6bcf3 rename CFG_ macro... |
189 |
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
e22117437 Initial revision |
190 191 192 193 |
/*----------------------------------------------------------------------- * FLASH organization */ |
6d0f6bcf3 rename CFG_ macro... |
194 195 |
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ #define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */ |
e22117437 Initial revision |
196 197 |
/* timeout values are in ticks = ms */ |
6d0f6bcf3 rename CFG_ macro... |
198 199 |
#define CONFIG_SYS_FLASH_ERASE_TOUT (120*CONFIG_SYS_HZ) /* Timeout for Flash Erase */ #define CONFIG_SYS_FLASH_WRITE_TOUT (1 * CONFIG_SYS_HZ) /* Timeout for Flash Write */ |
e22117437 Initial revision |
200 |
|
5a1aceb06 rename CFG_ENV_IS... |
201 |
#define CONFIG_ENV_IS_IN_FLASH 1 |
0e8d15866 rename CFG_ENV ma... |
202 203 |
#define CONFIG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */ #define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */ |
e22117437 Initial revision |
204 205 |
/* Address and size of Redundant Environment Sector */ |
0e8d15866 rename CFG_ENV ma... |
206 207 |
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE) #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) |
e22117437 Initial revision |
208 |
|
6d0f6bcf3 rename CFG_ macro... |
209 |
#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */ |
67c31036a TQM8xx[LM]: Fix b... |
210 |
|
e22117437 Initial revision |
211 212 213 |
/*----------------------------------------------------------------------- * Cache Configuration */ |
6d0f6bcf3 rename CFG_ macro... |
214 |
#define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */ |
e9a0f8f15 include/configs: ... |
215 |
#if defined(CONFIG_CMD_KGDB) |
6d0f6bcf3 rename CFG_ macro... |
216 |
#define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */ |
e22117437 Initial revision |
217 218 219 220 221 222 223 224 225 |
#endif /*----------------------------------------------------------------------- * SYPCR - System Protection Control 11-9 * SYPCR can only be written once after reset! *----------------------------------------------------------------------- * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze */ #if defined(CONFIG_WATCHDOG) |
6d0f6bcf3 rename CFG_ macro... |
226 |
#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ |
e22117437 Initial revision |
227 228 |
SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP) #else |
6d0f6bcf3 rename CFG_ macro... |
229 |
#define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP) |
e22117437 Initial revision |
230 231 232 233 234 235 236 237 |
#endif /*----------------------------------------------------------------------- * SIUMCR - SIU Module Configuration 11-6 *----------------------------------------------------------------------- * PCMCIA config., multi-function pin tri-state */ #ifndef CONFIG_CAN_DRIVER |
6d0f6bcf3 rename CFG_ macro... |
238 |
#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01) |
e22117437 Initial revision |
239 |
#else /* we must activate GPL5 in the SIUMCR for CAN */ |
6d0f6bcf3 rename CFG_ macro... |
240 |
#define CONFIG_SYS_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01) |
e22117437 Initial revision |
241 242 243 244 245 246 247 |
#endif /* CONFIG_CAN_DRIVER */ /*----------------------------------------------------------------------- * TBSCR - Time Base Status and Control 11-26 *----------------------------------------------------------------------- * Clear Reference Interrupt Status, Timebase freezing enabled */ |
6d0f6bcf3 rename CFG_ macro... |
248 |
#define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF) |
e22117437 Initial revision |
249 250 251 252 253 |
/*----------------------------------------------------------------------- * RTCSC - Real-Time Clock Status and Control Register 11-27 *----------------------------------------------------------------------- */ |
6d0f6bcf3 rename CFG_ macro... |
254 |
#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE) |
e22117437 Initial revision |
255 256 257 258 259 260 |
/*----------------------------------------------------------------------- * PISCR - Periodic Interrupt Status and Control 11-31 *----------------------------------------------------------------------- * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled */ |
6d0f6bcf3 rename CFG_ macro... |
261 |
#define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF | PISCR_PTE) |
e22117437 Initial revision |
262 263 264 265 266 267 268 269 270 |
/*----------------------------------------------------------------------- * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30 *----------------------------------------------------------------------- * Reset PLL lock status sticky bit, timer expired status bit and timer * interrupt status bit */ /* for 64 MHz, we use a 16 MHz clock * 4 */ |
6d0f6bcf3 rename CFG_ macro... |
271 |
#define CONFIG_SYS_PLPRCR ( (4-1)<<PLPRCR_MF_SHIFT | PLPRCR_TEXPS | PLPRCR_TMIST ) |
e22117437 Initial revision |
272 273 274 275 276 277 278 279 |
/*----------------------------------------------------------------------- * SCCR - System Clock and reset Control Register 15-27 *----------------------------------------------------------------------- * Set clock output, timebase and RTC source and divider, * power management and some other internal clocks */ #define SCCR_MASK SCCR_EBDF11 |
6d0f6bcf3 rename CFG_ macro... |
280 |
#define CONFIG_SYS_SCCR (/* SCCR_TBS | */ SCCR_RTSEL | SCCR_RTDIV | \ |
e22117437 Initial revision |
281 282 283 284 285 286 287 288 289 |
SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \ SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \ SCCR_DFALCD00) /*----------------------------------------------------------------------- * PCMCIA stuff *----------------------------------------------------------------------- * */ |
6d0f6bcf3 rename CFG_ macro... |
290 291 292 293 294 295 296 297 |
#define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000) #define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 ) #define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000) #define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 ) #define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000) #define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 ) #define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000) #define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 ) |
e22117437 Initial revision |
298 299 300 301 302 |
/*----------------------------------------------------------------------- * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter) *----------------------------------------------------------------------- */ |
8d1165e11 split mpc8xx hook... |
303 |
#define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */ |
e22117437 Initial revision |
304 305 306 307 308 |
#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */ #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ #undef CONFIG_IDE_LED /* LED for ide not supported */ #undef CONFIG_IDE_RESET /* reset for ide not supported */ |
6d0f6bcf3 rename CFG_ macro... |
309 310 |
#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */ #define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ |
e22117437 Initial revision |
311 |
|
6d0f6bcf3 rename CFG_ macro... |
312 |
#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 |
e22117437 Initial revision |
313 |
|
6d0f6bcf3 rename CFG_ macro... |
314 |
#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR |
e22117437 Initial revision |
315 316 |
/* Offset for data I/O */ |
6d0f6bcf3 rename CFG_ macro... |
317 |
#define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320) |
e22117437 Initial revision |
318 319 |
/* Offset for normal register accesses */ |
6d0f6bcf3 rename CFG_ macro... |
320 |
#define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320) |
e22117437 Initial revision |
321 322 |
/* Offset for alternate registers */ |
6d0f6bcf3 rename CFG_ macro... |
323 |
#define CONFIG_SYS_ATA_ALT_OFFSET 0x0100 |
e22117437 Initial revision |
324 325 326 327 328 329 |
/*----------------------------------------------------------------------- * *----------------------------------------------------------------------- * */ |
6d0f6bcf3 rename CFG_ macro... |
330 331 |
/*#define CONFIG_SYS_DER 0x2002000F*/ #define CONFIG_SYS_DER 0 |
e22117437 Initial revision |
332 333 334 335 336 337 338 339 340 341 342 343 344 |
/* * Init Memory Controller: * * BR0/1 (FLASH) */ #define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */ /* used to re-map FLASH both when starting from SRAM or FLASH: * restrict access enough to keep SRAM working (if any) * but not too much to meddle with FLASH accesses */ |
6d0f6bcf3 rename CFG_ macro... |
345 346 |
#define CONFIG_SYS_REMAP_OR_AM 0x80000000 /* OR addr mask */ #define CONFIG_SYS_PRELIM_OR_AM 0xE0000000 /* OR addr mask */ |
e22117437 Initial revision |
347 348 349 350 351 |
/* * FLASH timing: */ /* 66 MHz CPU - 66 MHz bus: ACS = 00, TRLX = 1, CSNT = 1, SCY = 3, EHTR = 1 */ |
6d0f6bcf3 rename CFG_ macro... |
352 |
#define CONFIG_SYS_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \ |
e22117437 Initial revision |
353 |
OR_SCY_3_CLK | OR_EHTR | OR_BI) |
6d0f6bcf3 rename CFG_ macro... |
354 355 356 |
#define CONFIG_SYS_OR0_REMAP (CONFIG_SYS_REMAP_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) #define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V ) |
e22117437 Initial revision |
357 358 359 360 361 362 363 364 365 366 |
/* * BR2/3 and OR2/3 (SDRAM) * */ #define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */ #define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */ #define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */ /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */ |
6d0f6bcf3 rename CFG_ macro... |
367 |
#define CONFIG_SYS_OR_TIMING_SDRAM 0x00000A00 |
e22117437 Initial revision |
368 |
|
6d0f6bcf3 rename CFG_ macro... |
369 370 |
#define CONFIG_SYS_OR2_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM ) #define CONFIG_SYS_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) |
e22117437 Initial revision |
371 372 |
#ifndef CONFIG_CAN_DRIVER |
6d0f6bcf3 rename CFG_ macro... |
373 374 |
#define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM #define CONFIG_SYS_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) |
e22117437 Initial revision |
375 |
#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */ |
6d0f6bcf3 rename CFG_ macro... |
376 377 378 379 |
#define CONFIG_SYS_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */ #define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */ #define CONFIG_SYS_OR3_CAN (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI) #define CONFIG_SYS_BR3_CAN ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \ |
e22117437 Initial revision |
380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 |
BR_PS_8 | BR_MS_UPMB | BR_V ) #endif /* CONFIG_CAN_DRIVER */ /* * Memory Periodic Timer Prescaler * * The Divider for PTA (refresh timer) configuration is based on an * example SDRAM configuration (64 MBit, one bank). The adjustment to * the number of chip selects (NCS) and the actually needed refresh * rate is done by setting MPTPR. * * PTA is calculated from * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS) * * gclk CPU clock (not bus clock!) * Trefresh Refresh cycle * 4 (four word bursts used) * * 4096 Rows from SDRAM example configuration * 1000 factor s -> ms * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration * 4 Number of refresh cycles per period * 64 Refresh cycle in ms per number of rows * -------------------------------------------- * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000 * * 50 MHz => 50.000.000 / Divider = 98 * 66 Mhz => 66.000.000 / Divider = 129 * 80 Mhz => 80.000.000 / Divider = 156 */ |
6d0f6bcf3 rename CFG_ macro... |
409 |
#define CONFIG_SYS_MAMR_PTA 129 |
e22117437 Initial revision |
410 411 412 413 414 415 |
/* * For 16 MBit, refresh rates could be 31.3 us * (= 64 ms / 2K = 125 / quad bursts). * For a simpler initialization, 15.6 us is used instead. * |
6d0f6bcf3 rename CFG_ macro... |
416 417 |
* #define CONFIG_SYS_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks * #define CONFIG_SYS_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank |
e22117437 Initial revision |
418 |
*/ |
6d0f6bcf3 rename CFG_ macro... |
419 420 |
#define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */ #define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */ |
e22117437 Initial revision |
421 422 |
/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */ |
6d0f6bcf3 rename CFG_ macro... |
423 424 |
#define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */ #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */ |
e22117437 Initial revision |
425 426 427 428 429 430 |
/* * MAMR settings for SDRAM */ /* 8 column SDRAM */ |
6d0f6bcf3 rename CFG_ macro... |
431 |
#define CONFIG_SYS_MAMR_8COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
e22117437 Initial revision |
432 433 434 |
MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \ MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) /* 9 column SDRAM */ |
6d0f6bcf3 rename CFG_ macro... |
435 |
#define CONFIG_SYS_MAMR_9COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
e22117437 Initial revision |
436 437 |
MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \ MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X) |
e22117437 Initial revision |
438 |
#endif /* __CONFIG_H */ |