Blame view
include/fsl_errata.h
1.97 KB
133fbfa9e
|
1 |
/* |
a07bdad74
|
2 |
* Copyright 2013 - 2015 Freescale Semiconductor, Inc. |
133fbfa9e
|
3 4 5 |
* * SPDX-License-Identifier: GPL-2.0+ */ |
a07bdad74
|
6 7 |
#ifndef _FSL_ERRATA_H #define _FSL_ERRATA_H |
133fbfa9e
|
8 9 |
#include <common.h> |
a07bdad74
|
10 |
#if defined(CONFIG_PPC) |
133fbfa9e
|
11 |
#include <asm/processor.h> |
73fb58382
|
12 |
#elif defined(CONFIG_ARCH_LS1021A) |
a07bdad74
|
13 14 15 16 |
#include <asm/arch-ls102xa/immap_ls102xa.h> #elif defined(CONFIG_FSL_LAYERSCAPE) #include <asm/arch/soc.h> #endif |
133fbfa9e
|
17 18 19 20 21 22 |
#ifdef CONFIG_SYS_FSL_ERRATUM_A006379 static inline bool has_erratum_a006379(void) { u32 svr = get_svr(); if (((SVR_SOC_VER(svr) == SVR_T4240) && SVR_MAJ(svr) <= 1) || |
842eaa136
|
23 |
((SVR_SOC_VER(svr) == SVR_T4160) && SVR_MAJ(svr) <= 1) || |
5122dfae5
|
24 |
((SVR_SOC_VER(svr) == SVR_T4080) && SVR_MAJ(svr) <= 1) || |
842eaa136
|
25 26 27 28 |
((SVR_SOC_VER(svr) == SVR_B4860) && SVR_MAJ(svr) <= 2) || ((SVR_SOC_VER(svr) == SVR_B4420) && SVR_MAJ(svr) <= 2) || ((SVR_SOC_VER(svr) == SVR_T2080) && SVR_MAJ(svr) <= 1) || ((SVR_SOC_VER(svr) == SVR_T2081) && SVR_MAJ(svr) <= 1)) |
133fbfa9e
|
29 30 31 32 33 |
return true; return false; } #endif |
e7f533cd5
|
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 |
#ifdef CONFIG_SYS_FSL_ERRATUM_A007186 static inline bool has_erratum_a007186(void) { u32 svr = get_svr(); u32 soc = SVR_SOC_VER(svr); switch (soc) { case SVR_T4240: return IS_SVR_REV(svr, 2, 0); case SVR_T4160: return IS_SVR_REV(svr, 2, 0); case SVR_B4860: return IS_SVR_REV(svr, 2, 0); case SVR_B4420: return IS_SVR_REV(svr, 2, 0); case SVR_T2081: case SVR_T2080: |
9ca0d35f2
|
52 |
return IS_SVR_REV(svr, 1, 0) || IS_SVR_REV(svr, 1, 1); |
e7f533cd5
|
53 54 55 56 57 |
} return false; } #endif |
a07bdad74
|
58 |
|
a46b1852d
|
59 60 61 62 63 64 65 66 |
#ifdef CONFIG_SYS_FSL_ERRATUM_A008378 static inline bool has_erratum_a008378(void) { u32 svr = get_svr(); u32 soc = SVR_SOC_VER(svr); switch (soc) { |
73fb58382
|
67 |
#ifdef CONFIG_ARCH_LS1021A |
a46b1852d
|
68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 |
case SOC_VER_LS1020: case SOC_VER_LS1021: case SOC_VER_LS1022: case SOC_VER_SLS1020: return IS_SVR_REV(svr, 1, 0); #endif #ifdef CONFIG_PPC case SVR_T1023: case SVR_T1024: return IS_SVR_REV(svr, 1, 0); case SVR_T1020: case SVR_T1022: case SVR_T1040: case SVR_T1042: return IS_SVR_REV(svr, 1, 0) || IS_SVR_REV(svr, 1, 1); #endif default: return false; } } #endif |
a07bdad74
|
89 |
#endif /* _FSL_ERRATA_H */ |