Blame view
include/spartan2.h
3.01 KB
c609719b8 Initial revision |
1 2 3 4 |
/* * (C) Copyright 2002 * Rich Ireland, Enterasys Networks, rireland@enterasys.com. * |
1a4596601 Add GPL-2.0+ SPDX... |
5 |
* SPDX-License-Identifier: GPL-2.0+ |
c609719b8 Initial revision |
6 7 8 9 10 11 |
*/ #ifndef _SPARTAN2_H_ #define _SPARTAN2_H_ #include <xilinx.h> |
e6a857da7 fpga: constify to... |
12 13 14 |
extern int Spartan2_load(Xilinx_desc *desc, const void *image, size_t size); extern int Spartan2_dump(Xilinx_desc *desc, const void *buf, size_t bsize); extern int Spartan2_info(Xilinx_desc *desc); |
c609719b8 Initial revision |
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 |
/* Slave Parallel Implementation function table */ typedef struct { Xilinx_pre_fn pre; Xilinx_pgm_fn pgm; Xilinx_init_fn init; Xilinx_err_fn err; Xilinx_done_fn done; Xilinx_clk_fn clk; Xilinx_cs_fn cs; Xilinx_wr_fn wr; Xilinx_rdata_fn rdata; Xilinx_wdata_fn wdata; Xilinx_busy_fn busy; Xilinx_abort_fn abort; Xilinx_post_fn post; |
c609719b8 Initial revision |
31 32 33 34 |
} Xilinx_Spartan2_Slave_Parallel_fns; /* Slave Serial Implementation function table */ typedef struct { |
7f6c2cbc2 * Vince Husovsky,... |
35 |
Xilinx_pre_fn pre; |
c609719b8 Initial revision |
36 37 |
Xilinx_pgm_fn pgm; Xilinx_clk_fn clk; |
7f6c2cbc2 * Vince Husovsky,... |
38 39 40 |
Xilinx_init_fn init; Xilinx_done_fn done; Xilinx_wr_fn wr; |
21d39d598 Add pre and post ... |
41 |
Xilinx_post_fn post; |
c609719b8 Initial revision |
42 43 44 45 46 |
} Xilinx_Spartan2_Slave_Serial_fns; /* Device Image Sizes *********************************************************************/ /* Spartan-II (2.5V) */ |
53677ef18 Big white-space c... |
47 48 49 50 51 52 |
#define XILINX_XC2S15_SIZE 197728/8 #define XILINX_XC2S30_SIZE 336800/8 #define XILINX_XC2S50_SIZE 559232/8 #define XILINX_XC2S100_SIZE 781248/8 #define XILINX_XC2S150_SIZE 1040128/8 #define XILINX_XC2S200_SIZE 1335872/8 |
c609719b8 Initial revision |
53 |
|
9dd611b8c * Patch by Kurt S... |
54 55 56 57 58 59 |
/* Spartan-IIE (1.8V) */ #define XILINX_XC2S50E_SIZE 630048/8 #define XILINX_XC2S100E_SIZE 863840/8 #define XILINX_XC2S150E_SIZE 1134496/8 #define XILINX_XC2S200E_SIZE 1442016/8 #define XILINX_XC2S300E_SIZE 1875648/8 |
c609719b8 Initial revision |
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 |
/* Descriptor Macros *********************************************************************/ /* Spartan-II devices */ #define XILINX_XC2S15_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S15_SIZE, fn_table, cookie } #define XILINX_XC2S30_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S30_SIZE, fn_table, cookie } #define XILINX_XC2S50_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S50_SIZE, fn_table, cookie } #define XILINX_XC2S100_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S100_SIZE, fn_table, cookie } #define XILINX_XC2S150_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S150_SIZE, fn_table, cookie } |
3bff4ffa3 Add new Xilinx Sp... |
77 78 |
#define XILINX_XC2S200_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S200_SIZE, fn_table, cookie } |
9dd611b8c * Patch by Kurt S... |
79 80 81 82 83 84 85 86 87 88 89 90 91 92 |
#define XILINX_XC2S50E_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S50E_SIZE, fn_table, cookie } #define XILINX_XC2S100E_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S100E_SIZE, fn_table, cookie } #define XILINX_XC2S150E_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S150E_SIZE, fn_table, cookie } #define XILINX_XC2S200E_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S200E_SIZE, fn_table, cookie } #define XILINX_XC2S300E_DESC(iface, fn_table, cookie) \ { Xilinx_Spartan2, iface, XILINX_XC2S300E_SIZE, fn_table, cookie } |
c609719b8 Initial revision |
93 |
#endif /* _SPARTAN2_H_ */ |