Blame view

arch/arm/dts/socfpga_cyclone5_is1.dts 1.8 KB
83d290c56   Tom Rini   SPDX: Convert all...
1
  // SPDX-License-Identifier: GPL-2.0+
35546f6f2   Pavel Machek   ARM: socfpga: add...
2
3
  /*
   *  Copyright (C) 2012 Altera Corporation <www.altera.com>
35546f6f2   Pavel Machek   ARM: socfpga: add...
4
5
6
7
8
9
10
11
12
13
   */
  
  #include "socfpga_cyclone5.dtsi"
  
  / {
  	model = "SoCFPGA Cyclone V IS1";
  	compatible = "anonymous,socfpga-is1", "altr,socfpga-cyclone5", "altr,socfpga";
  
  	chosen {
  		bootargs = "console=ttyS0,115200";
79a436d56   Simon Goldschmidt   arm: socfpga: fix...
14
  		stdout-path = "serial0:115200n8";
35546f6f2   Pavel Machek   ARM: socfpga: add...
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
  	};
  
  	memory {
  		name = "memory";
  		device_type = "memory";
  		reg = <0x0 0x10000000>;
  	};
  
  	aliases {
  		ethernet0 = &gmac1;
  		udc0 = &usb1;
  	};
  
  	regulator_3_3v: 3-3-v-regulator {
  		compatible = "regulator-fixed";
  		regulator-name = "3.3V";
  		regulator-min-microvolt = <3300000>;
  		regulator-max-microvolt = <3300000>;
  	};
  
  	soc {
  		u-boot,dm-pre-reloc;
  	};
  };
  
  &gmac1 {
  	status = "okay";
  	phy-mode = "rgmii";
  
  	rxd0-skew-ps = <0>;
  	rxd1-skew-ps = <0>;
  	rxd2-skew-ps = <0>;
  	rxd3-skew-ps = <0>;
  	txen-skew-ps = <0>;
  	txc-skew-ps = <2600>;
  	rxdv-skew-ps = <0>;
  	rxc-skew-ps = <2000>;
  };
  
  &gpio1 {
  	status = "okay";
  };
c402e8170   Simon Goldschmidt   dts: arm: socfpga...
57
58
59
  &porta {
  	bank-name = "porta";
  };
35546f6f2   Pavel Machek   ARM: socfpga: add...
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
  &i2c0 {
  	status = "okay";
  
  	eeprom@51 {
  		compatible = "atmel,24c32";
  		reg = <0x51>;
  		pagesize = <32>;
  	};
  
  	rtc@68 {
  		compatible = "dallas,ds1339";
  		reg = <0x68>;
  	};
  };
  
  &mmc0 {
  	status = "okay";
  	u-boot,dm-pre-reloc;
  
  	cd-gpios = <&portb 18 0>;
  	vmmc-supply = <&regulator_3_3v>;
  	vqmmc-supply = <&regulator_3_3v>;
  };
  
  &qspi {
  	status = "okay";
  	u-boot,dm-pre-reloc;
  
  	flash0: n25q00@0 {
  		u-boot,dm-pre-reloc;
  		#address-cells = <1>;
  		#size-cells = <1>;
a6fbf9455   Simon Goldschmidt   arm: socfpga: fix...
92
  		compatible = "n25q00", "spi-flash";
35546f6f2   Pavel Machek   ARM: socfpga: add...
93
94
95
96
97
  		reg = <0>;      /* chip select */
  		spi-max-frequency = <100000000>;
  		m25p,fast-read;
  		page-size = <256>;
  		block-size = <16>; /* 2^16, 64KB */
6e62b178e   Jason Rush   dts: cadence_spi:...
98
99
100
101
  		cdns,tshsl-ns = <50>;
  		cdns,tsd2d-ns = <50>;
  		cdns,tchsh-ns = <4>;
  		cdns,tslch-ns = <4>;
35546f6f2   Pavel Machek   ARM: socfpga: add...
102
103
104
105
106
107
  	};
  };
  
  &usb1 {
  	status = "okay";
  };
79a436d56   Simon Goldschmidt   arm: socfpga: fix...
108
109
110
111
  
  &uart0 {
  	u-boot,dm-pre-reloc;
  };
c402e8170   Simon Goldschmidt   dts: arm: socfpga...
112
113
114
115
  
  &watchdog0 {
  	status = "disabled";
  };