Blame view
include/configs/trats.h
5.91 KB
83d290c56
|
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
89f95492e
|
2 3 4 5 6 |
/* * Copyright (C) 2011 Samsung Electronics * Heungjun Kim <riverful.kim@samsung.com> * * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board. |
89f95492e
|
7 |
*/ |
fe6016479
|
8 9 |
#ifndef __CONFIG_TRATS_H #define __CONFIG_TRATS_H |
89f95492e
|
10 |
|
4c7bb1d2e
|
11 |
#include <configs/exynos4-common.h> |
fe6016479
|
12 |
|
fe6016479
|
13 |
#define CONFIG_TRATS |
89f95492e
|
14 |
|
fe6016479
|
15 |
#define CONFIG_TIZEN /* TIZEN lib */ |
89f95492e
|
16 |
|
c4e96dbfc
|
17 |
#define CONFIG_SYS_L2CACHE_OFF |
d0460b01c
|
18 19 20 21 |
#ifndef CONFIG_SYS_L2CACHE_OFF #define CONFIG_SYS_L2_PL310 #define CONFIG_SYS_PL310_BASE 0x10502000 #endif |
89f95492e
|
22 |
|
fe6016479
|
23 |
/* TRATS has 4 banks of DRAM */ |
89f95492e
|
24 |
#define CONFIG_SYS_SDRAM_BASE 0x40000000 |
fe6016479
|
25 |
#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE |
fe6016479
|
26 |
#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */ |
89f95492e
|
27 |
|
fe6016479
|
28 29 30 31 |
/* memtest works on */ #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000) #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000) |
89f95492e
|
32 |
|
89f95492e
|
33 |
/* select serial console configuration */ |
89f95492e
|
34 |
|
fe6016479
|
35 |
#define CONFIG_MACH_TYPE MACH_TYPE_TRATS |
0a1387bf1
|
36 |
#define CONFIG_BOOTCOMMAND "run autoboot" |
767edf0f6
|
37 |
#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0" |
fe6016479
|
38 39 40 41 42 43 44 |
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR \ - GENERATED_GBL_DATA_SIZE) #define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */ #define CONFIG_SYS_MONITOR_BASE 0x00000000 |
89f95492e
|
45 |
|
89f95492e
|
46 47 |
#define CONFIG_BOOTBLOCK "10" #define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}" |
fe6016479
|
48 49 50 51 52 |
#define CONFIG_SYS_MMC_ENV_DEV CONFIG_MMC_DEFAULT_DEV #define CONFIG_ENV_SIZE 4096 #define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */ #define CONFIG_ENV_OVERWRITE |
9960d9a8b
|
53 54 |
/* Tizen - partitions definitions */ #define PARTS_CSA "csa-mmc" |
9960d9a8b
|
55 |
#define PARTS_BOOT "boot" |
18f3e0eb4
|
56 57 |
#define PARTS_QBOOT "qboot" #define PARTS_CSC "csc" |
9960d9a8b
|
58 59 |
#define PARTS_ROOT "platform" #define PARTS_DATA "data" |
9960d9a8b
|
60 61 62 63 |
#define PARTS_UMS "ums" #define PARTS_DEFAULT \ "uuid_disk=${uuid_gpt_disk};" \ |
18f3e0eb4
|
64 65 66 |
"name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \ "name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \ "name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \ |
9960d9a8b
|
67 |
"name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \ |
18f3e0eb4
|
68 69 |
"name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \ "name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \ |
9960d9a8b
|
70 |
"name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \ |
93a1ab57f
|
71 |
#define CONFIG_DFU_ALT \ |
b7d4259af
|
72 |
"u-boot raw 0x80 0x400;" \ |
dcb7eb66e
|
73 74 75 |
"/uImage ext4 0 2;" \ "/modem.bin ext4 0 2;" \ "/exynos4210-trats.dtb ext4 0 2;" \ |
18f3e0eb4
|
76 |
""PARTS_CSA" part 0 1;" \ |
cdd15bceb
|
77 |
""PARTS_BOOT" part 0 2;" \ |
18f3e0eb4
|
78 79 |
""PARTS_QBOOT" part 0 3;" \ ""PARTS_CSC" part 0 4;" \ |
cdd15bceb
|
80 81 |
""PARTS_ROOT" part 0 5;" \ ""PARTS_DATA" part 0 6;" \ |
a0afc6f37
|
82 |
""PARTS_UMS" part 0 7;" \ |
0a1387bf1
|
83 84 |
"params.bin raw 0x38 0x8;" \ "/Image.itb ext4 0 2\0" |
93a1ab57f
|
85 |
|
89f95492e
|
86 87 |
#define CONFIG_EXTRA_ENV_SETTINGS \ "bootk=" \ |
425e26de2
|
88 89 90 91 92 |
"run loaduimage;" \ "if run loaddtb; then " \ "bootm 0x40007FC0 - ${fdtaddr};" \ "fi;" \ "bootm 0x40007FC0;\0" \ |
89f95492e
|
93 |
"updatebackup=" \ |
188c42b33
|
94 95 |
"mmc dev 0 2; mmc write 0 0x42100000 0 0x200;" \ "mmc dev 0 0\0" \ |
89f95492e
|
96 97 98 99 |
"updatebootb=" \ "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \ "lpj=lpj=3981312\0" \ "nfsboot=" \ |
35777e222
|
100 |
"setenv bootargs root=/dev/nfs rw " \ |
89f95492e
|
101 102 103 104 105 |
"nfsroot=${nfsroot},nolock,tcp " \ "ip=${ipaddr}:${serverip}:${gatewayip}:" \ "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \ "; run bootk\0" \ "ramfsboot=" \ |
35777e222
|
106 |
"setenv bootargs root=/dev/ram0 rw rootfstype=ext2 " \ |
89f95492e
|
107 108 109 |
"${console} ${meminfo} " \ "initrd=0x43000000,8M ramdisk=8192\0" \ "mmcboot=" \ |
35777e222
|
110 |
"setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \ |
89f95492e
|
111 |
"${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \ |
425e26de2
|
112 |
"run bootk\0" \ |
35777e222
|
113 |
"bootchart=setenv opts init=/sbin/bootchartd; run bootcmd\0" \ |
89f95492e
|
114 115 116 117 |
"boottrace=setenv opts initcall_debug; run bootcmd\0" \ "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \ "verify=n\0" \ "rootfstype=ext4\0" \ |
767edf0f6
|
118 |
"console=" CONFIG_DEFAULT_CONSOLE \ |
89f95492e
|
119 120 121 |
"meminfo=crashkernel=32M@0x50000000\0" \ "nfsroot=/nfsroot/arm\0" \ "bootblock=" CONFIG_BOOTBLOCK "\0" \ |
35777e222
|
122 |
"loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \ |
4ef400b9f
|
123 |
"loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \ |
ba223bb2c
|
124 |
"${fdtfile}\0" \ |
89f95492e
|
125 126 |
"mmcdev=0\0" \ "mmcbootpart=2\0" \ |
35777e222
|
127 |
"mmcrootpart=5\0" \ |
93a1ab57f
|
128 |
"opts=always_resume=1\0" \ |
9960d9a8b
|
129 |
"partitions=" PARTS_DEFAULT \ |
35777e222
|
130 131 132 133 134 135 |
"dfu_alt_info=" CONFIG_DFU_ALT \ "spladdr=0x40000100\0" \ "splsize=0x200\0" \ "splfile=falcon.bin\0" \ "spl_export=" \ "setexpr spl_imgsize ${splsize} + 8 ;" \ |
dc993a65f
|
136 |
"setenv spl_imgsize 0x${spl_imgsize};" \ |
35777e222
|
137 138 139 140 141 142 143 144 145 146 147 148 |
"setexpr spl_imgaddr ${spladdr} - 8 ;" \ "setexpr spl_addr_tmp ${spladdr} - 4 ;" \ "mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \ "setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \ "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \ "spl export atags 0x40007FC0;" \ "crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \ "mw.l ${spl_addr_tmp} ${splsize};" \ "ext4write mmc ${mmcdev}:${mmcbootpart}" \ " /${splfile} ${spl_imgaddr} ${spl_imgsize};" \ "setenv spl_imgsize;" \ "setenv spl_imgaddr;" \ |
ba223bb2c
|
149 |
"setenv spl_addr_tmp;\0" \ |
0a1387bf1
|
150 |
CONFIG_EXTRA_ENV_ITB \ |
ba223bb2c
|
151 |
"fdtaddr=40800000\0" \ |
ba223bb2c
|
152 |
|
35777e222
|
153 |
/* Falcon mode definitions */ |
fe6016479
|
154 |
#define CONFIG_SYS_SPL_ARGS_ADDR CONFIG_SYS_SDRAM_BASE + 0x100 |
89f95492e
|
155 |
|
9960d9a8b
|
156 |
/* GPT */ |
9960d9a8b
|
157 |
|
e0021706f
|
158 159 |
/* Security subsystem - enable hw_rand() */ #define CONFIG_EXYNOS_ACE_SHA |
e0021706f
|
160 |
|
679549d18
|
161 162 |
/* Common misc for Samsung */ #define CONFIG_MISC_COMMON |
00e64ab64
|
163 164 |
/* Download menu - Samsung common */ #define CONFIG_LCD_MENU |
00e64ab64
|
165 166 167 |
/* Download menu - definitions for check keys */ #ifndef __ASSEMBLY__ |
00e64ab64
|
168 169 170 171 172 173 |
#define KEY_PWR_PMIC_NAME "MAX8997_PMIC" #define KEY_PWR_STATUS_REG MAX8997_REG_STATUS1 #define KEY_PWR_STATUS_MASK (1 << 0) #define KEY_PWR_INTERRUPT_REG MAX8997_REG_INT1 #define KEY_PWR_INTERRUPT_MASK (1 << 0) |
9b97b727d
|
174 175 |
#define KEY_VOL_UP_GPIO EXYNOS4_GPIO_X20 #define KEY_VOL_DOWN_GPIO EXYNOS4_GPIO_X21 |
00e64ab64
|
176 177 178 179 |
#endif /* __ASSEMBLY__ */ /* LCD console */ #define LCD_BPP LCD_COLOR16 |
00e64ab64
|
180 |
|
51b1cd6df
|
181 |
/* LCD */ |
2df21cb3e
|
182 |
#define CONFIG_BMP_16BPP |
51b1cd6df
|
183 |
#define CONFIG_FB_ADDR 0x52504000 |
51b1cd6df
|
184 |
#define CONFIG_EXYNOS_MIPI_DSIM |
90464971f
|
185 |
#define CONFIG_VIDEO_BMP_GZIP |
903afe18b
|
186 |
#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54) |
51b1cd6df
|
187 |
|
89f95492e
|
188 |
#endif /* __CONFIG_H */ |