Blame view
doc/README.mpc7448hpc2
4.25 KB
69366bf42 Add README file f... |
1 2 3 4 5 |
Freescale MPC7448hpc2 (Taiga) board =================================== Created 08/11/2006 Roy Zang -------------------------- |
ee311214e Clean up the code... |
6 7 |
MPC7448hpc2 (Taiga) board is a high-performance PowerPC server reference design, which is optimized for high speed throughput between the processor and |
69366bf42 Add README file f... |
8 |
the memory, disk drive and Ethernet port subsystems. |
ee311214e Clean up the code... |
9 |
MPC7448hpc2(Taiga) is designed to the micro-ATX chassis, allowing it to be |
fa82f871c Convert ISO-8859 ... |
10 |
used in 1U or 2U rack-mount chassis¡¯, as well as in standard ATX/Micro-ATX |
69366bf42 Add README file f... |
11 12 13 14 15 |
chassis. Building U-Boot ------------------ The mpc7448hpc2 code base is known to compile using: |
ee311214e Clean up the code... |
16 |
Binutils 2.15, Gcc 3.4.3, Glibc 2.3.3 |
69366bf42 Add README file f... |
17 |
|
ee311214e Clean up the code... |
18 19 |
$ make mpc7448hpc2_config Configuring for mpc7448hpc2 board... |
69366bf42 Add README file f... |
20 |
|
ee311214e Clean up the code... |
21 |
$ make |
69366bf42 Add README file f... |
22 23 24 25 26 27 28 |
Memory Map ---------- The memory map is setup for Linux to operate properly. The mapping is: |
ee311214e Clean up the code... |
29 |
Range Start Range End Definition Size |
69366bf42 Add README file f... |
30 |
|
ee311214e Clean up the code... |
31 32 33 34 35 36 37 38 |
0x0000_0000 0x7fff_ffff DDR 2G 0xe000_0000 0xe7ff_ffff PCI Memory 128M 0xfa00_0000 0xfaff_ffff PCI IO 16M 0xfb00_0000 0xfbff_ffff PCI Config 16M 0xfc00_0000 0xfc0f_ffff NVRAM/CADMUS 1M 0xfe00_0000 0xfeff_ffff PromJet 16M 0xff00_0000 0xff80_0000 FLASH (boot flash) 8M 0xff80_0000 0xffff_ffff FLASH (second half flash) 8M |
69366bf42 Add README file f... |
39 40 41 |
Using Flash ----------- |
ee311214e Clean up the code... |
42 43 |
The MPC7448hpc2 board has two "banks" of flash, each 8MB in size (2^23 = 0x00800000). |
69366bf42 Add README file f... |
44 |
|
ee311214e Clean up the code... |
45 |
Note: the "bank" here refers to half of the flash. In fact, there is only one |
69366bf42 Add README file f... |
46 47 48 49 50 51 52 53 54 |
bank of flash, which is divided into low and high half. Each is controlled by the most significant bit of the address bus. The so called "bank" is only for convenience. There is a switch which allows the "bank" to be selected. The switch settings for updating flash are given below. The u-boot commands for copying the boot-bank into the secondary bank are as follows: |
ee311214e Clean up the code... |
55 56 |
erase ff800000 ff880000 cp.b ff000000 ff800000 80000 |
69366bf42 Add README file f... |
57 58 59 |
U-boot commands for downloading an image via tftp and flashing it into the secondary bank: |
ee311214e Clean up the code... |
60 61 62 |
tftp 10000 <u-boot.bin.image> erase ff000000 ff080000 cp.b 10000 ff000000 80000 |
69366bf42 Add README file f... |
63 64 65 66 |
After copying the image into the second bank of flash, be sure to toggle SW3[4] on board before resetting the board in order to set the secondary bank as the boot-bank. |
69366bf42 Add README file f... |
67 68 |
Board Switches ---------------------- |
69366bf42 Add README file f... |
69 70 71 72 73 |
Most switches on the board should not be changed. The most frequent user-settable switches on the board are used to configure the flash banks and determining the PCI frequency. SW1[1-5]: Processor core voltage |
ee311214e Clean up the code... |
74 75 76 77 78 79 |
12345 Core Voltage ----- SW1=01111 1.000V. SW1=01101 1.100V. SW1=01011 1.200V. SW1=01001 1.300V only for MPC7447A. |
69366bf42 Add README file f... |
80 81 82 |
SW2[1-6]: CPU core frequency |
ee311214e Clean up the code... |
83 |
CPU Core Frequency (MHz) |
69366bf42 Add README file f... |
84 |
Bus Frequency |
ee311214e Clean up the code... |
85 |
123456 100 133 167 200 Ratio |
647d3c3ee Some code cleanup. |
86 |
|
ee311214e Clean up the code... |
87 88 89 90 91 92 93 94 95 96 97 98 |
------ SW2=101100 500 667 833 1000 5x SW2=100100 550 733 917 1100 5.5x SW2=110100 600 800 1000 1200 6x SW2=010100 650 866 1083 1300 6.5x SW2=001000 700 930 1167 1400 7x SW2=000100 750 1000 1250 1500 7.5x SW2=110000 800 1066 1333 1600 8x SW2=011000 850 1333 1417 1700 8.5x only for MPC7447A SW2=011110 900 1200 1500 1800 9x This table shows only a subset of available frequency options; see the CPU |
69366bf42 Add README file f... |
99 |
hardware specifications for more information. |
69366bf42 Add README file f... |
100 |
SW2[7-8]: Bus Protocol and CPU Reset Option |
647d3c3ee Some code cleanup. |
101 |
7 |
ee311214e Clean up the code... |
102 103 104 |
- SW2=0 System bus uses MPX bus protocol SW2=1 System bus uses 60x bus protocol |
69366bf42 Add README file f... |
105 |
|
647d3c3ee Some code cleanup. |
106 |
8 |
ee311214e Clean up the code... |
107 108 109 |
- SW2=0 TSI108 can cause CPU reset SW2=1 TSI108 can not cause CPU reset |
69366bf42 Add README file f... |
110 111 |
SW3[1-8] system options |
647d3c3ee Some code cleanup. |
112 |
123 |
ee311214e Clean up the code... |
113 114 |
--- SW3=xxx Connected to GPIO[0:2] on TSI108 |
69366bf42 Add README file f... |
115 |
|
647d3c3ee Some code cleanup. |
116 |
4 |
ee311214e Clean up the code... |
117 118 119 |
- SW3=0 CPU boots from low half of flash SW3=1 CPU boots from high half of flash |
69366bf42 Add README file f... |
120 |
|
647d3c3ee Some code cleanup. |
121 |
5 |
ee311214e Clean up the code... |
122 123 124 |
- SW3=0 SATA and slot2 connected to PCI bus SW3=1 Only slot1 connected to PCI bus |
69366bf42 Add README file f... |
125 |
|
647d3c3ee Some code cleanup. |
126 |
6 |
ee311214e Clean up the code... |
127 128 129 |
- SW3=0 USB connected to PCI bus SW3=1 USB disconnected from PCI bus |
69366bf42 Add README file f... |
130 |
|
647d3c3ee Some code cleanup. |
131 |
7 |
ee311214e Clean up the code... |
132 133 134 |
- SW3=0 Flash is write protected SW3=1 Flash is NOT write protected |
69366bf42 Add README file f... |
135 |
|
647d3c3ee Some code cleanup. |
136 |
8 |
ee311214e Clean up the code... |
137 138 139 |
- SW3=0 CPU will boot from flash SW3=1 CPU will boot from PromJet |
69366bf42 Add README file f... |
140 141 142 143 |
SW4[1-3]: System bus frequency Bus Frequency (MHz) |
ee311214e Clean up the code... |
144 145 146 147 148 149 150 |
--- SW4=010 183 SW4=011 100 SW4=100 133 SW4=101 166 only for MPC7447A SW4=110 200 only for MPC7448 others reserved |
69366bf42 Add README file f... |
151 152 153 154 |
SW4[4-6]: DDR2 SDRAM frequency Bus Frequency (MHz) |
ee311214e Clean up the code... |
155 156 |
--- SW4=000 external clock |
647d3c3ee Some code cleanup. |
157 |
SW4=011 system clock |
ee311214e Clean up the code... |
158 159 160 161 |
SW4=100 133 SW4=101 166 SW4=110 200 others reserved |
69366bf42 Add README file f... |
162 163 |
SW4[7-8]: PCI/PCI-X frequency control |
647d3c3ee Some code cleanup. |
164 |
7 |
ee311214e Clean up the code... |
165 166 167 |
- SW4=0 PCI/PCI-X bus operates normally SW4=1 PCI bus forced to PCI-33 mode |
647d3c3ee Some code cleanup. |
168 |
8 |
ee311214e Clean up the code... |
169 170 171 |
- SW4=0 PCI-X mode at 133 MHz allowed SW4=1 PCI-X mode limited to 100 MHz |