Blame view
include/zynqmppl.h
953 Bytes
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0 */ |
6b2450143 fpga: xilinx: zyn... |
2 3 4 |
/* * (C) Copyright 2015 Xilinx, Inc, * Michal Simek <michal.simek@xilinx.com> |
6b2450143 fpga: xilinx: zyn... |
5 6 7 8 9 10 |
*/ #ifndef _ZYNQMPPL_H_ #define _ZYNQMPPL_H_ #include <xilinx.h> |
47e60cbdf ARM64: zynqmp: Ad... |
11 |
#define ZYNQMP_SIP_SVC_CSU_DMA_CHIPID 0xC2000018 |
6b2450143 fpga: xilinx: zyn... |
12 |
#define ZYNQMP_SIP_SVC_PM_FPGA_LOAD 0xC2000016 |
b32e11a71 fpga: zynqmp: Add... |
13 |
#define ZYNQMP_SIP_SVC_PM_FPGA_STATUS 0xC2000017 |
6b2450143 fpga: xilinx: zyn... |
14 15 16 |
#define ZYNQMP_FPGA_OP_INIT (1 << 0) #define ZYNQMP_FPGA_OP_LOAD (1 << 1) #define ZYNQMP_FPGA_OP_DONE (1 << 2) |
a18d09ea3 fpga: zynqmp: Add... |
17 18 |
#define ZYNQMP_FPGA_FLAG_AUTHENTICATED BIT(2) #define ZYNQMP_FPGA_FLAG_ENCRYPTED BIT(3) |
0cba6abbb ARM64: zynqmp: Ad... |
19 20 21 22 |
#define ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT 15 #define ZYNQMP_CSU_IDCODE_DEVICE_CODE_MASK (0xf << \ ZYNQMP_CSU_IDCODE_DEVICE_CODE_SHIFT) #define ZYNQMP_CSU_IDCODE_SVD_SHIFT 12 |
926870478 arm64: zynqmp: Fi... |
23 |
#define ZYNQMP_CSU_IDCODE_SVD_MASK (0x7 << ZYNQMP_CSU_IDCODE_SVD_SHIFT) |
0cba6abbb ARM64: zynqmp: Ad... |
24 |
|
6b2450143 fpga: xilinx: zyn... |
25 26 27 28 29 30 |
extern struct xilinx_fpga_op zynqmp_op; #define XILINX_ZYNQMP_DESC \ { xilinx_zynqmp, csu_dma, 1, &zynqmp_op, 0, &zynqmp_op } #endif /* _ZYNQMPPL_H_ */ |