Blame view
configs/chromebook_minnie_defconfig
2 KB
c420ef67e rockchip: Add sup... |
1 2 3 |
CONFIG_ARM=y CONFIG_ARCH_ROCKCHIP=y CONFIG_SYS_MALLOC_F_LEN=0x2000 |
c420ef67e rockchip: Add sup... |
4 |
CONFIG_ROCKCHIP_RK3288=y |
8728c97ef configs: Re-sync |
5 |
# CONFIG_SPL_MMC_SUPPORT is not set |
c420ef67e rockchip: Add sup... |
6 7 8 9 10 11 12 13 14 |
CONFIG_TARGET_CHROMEBOOK_MINNIE=y CONFIG_SPL_SPI_FLASH_SUPPORT=y CONFIG_SPL_SPI_SUPPORT=y CONFIG_SPL_STACK_R_ADDR=0x80000 CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-minnie" CONFIG_SILENT_CONSOLE=y # CONFIG_DISPLAY_CPUINFO is not set CONFIG_SPL_STACK_R=y CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000 |
c420ef67e rockchip: Add sup... |
15 |
# CONFIG_CMD_IMLS is not set |
b331cd620 cmd, disk: conver... |
16 |
CONFIG_CMD_GPT=y |
c420ef67e rockchip: Add sup... |
17 18 19 20 21 22 |
CONFIG_CMD_MMC=y CONFIG_CMD_SF=y CONFIG_CMD_SPI=y CONFIG_CMD_I2C=y CONFIG_CMD_GPIO=y # CONFIG_CMD_SETEXPR is not set |
c420ef67e rockchip: Add sup... |
23 24 25 26 |
CONFIG_CMD_CACHE=y CONFIG_CMD_TIME=y CONFIG_CMD_PMIC=y CONFIG_CMD_REGULATOR=y |
b0cf73393 disk: convert CON... |
27 |
# CONFIG_SPL_DOS_PARTITION is not set |
1acc00878 disk: convert CON... |
28 |
# CONFIG_SPL_ISO_PARTITION is not set |
bd42a9426 disk: convert CON... |
29 |
# CONFIG_SPL_EFI_PARTITION is not set |
b331cd620 cmd, disk: conver... |
30 |
CONFIG_SPL_PARTITION_UUIDS=y |
c420ef67e rockchip: Add sup... |
31 32 |
CONFIG_SPL_OF_CONTROL=y CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" |
187809517 Sync defconfig fi... |
33 |
CONFIG_SPL_OF_PLATDATA=y |
c420ef67e rockchip: Add sup... |
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 |
CONFIG_REGMAP=y CONFIG_SPL_REGMAP=y CONFIG_SYSCON=y CONFIG_SPL_SYSCON=y # CONFIG_SPL_SIMPLE_BUS is not set CONFIG_CLK=y CONFIG_SPL_CLK=y CONFIG_ROCKCHIP_GPIO=y CONFIG_I2C_CROS_EC_TUNNEL=y CONFIG_SYS_I2C_ROCKCHIP=y CONFIG_I2C_MUX=y CONFIG_DM_KEYBOARD=y CONFIG_CROS_EC_KEYB=y CONFIG_CROS_EC=y CONFIG_CROS_EC_SPI=y CONFIG_PWRSEQ=y |
55ed3b469 mmc: move CONFIG_... |
50 |
CONFIG_MMC_DW=y |
fed440870 mmc: rename CONFI... |
51 |
CONFIG_MMC_DW_ROCKCHIP=y |
c420ef67e rockchip: Add sup... |
52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 |
CONFIG_PINCTRL=y CONFIG_SPL_PINCTRL=y # CONFIG_SPL_PINCTRL_FULL is not set CONFIG_ROCKCHIP_RK3288_PINCTRL=y CONFIG_DM_PMIC=y # CONFIG_SPL_PMIC_CHILDREN is not set CONFIG_PMIC_RK808=y CONFIG_DM_REGULATOR_FIXED=y CONFIG_REGULATOR_RK808=y CONFIG_PWM_ROCKCHIP=y CONFIG_RAM=y CONFIG_SPL_RAM=y CONFIG_DEBUG_UART=y CONFIG_DEBUG_UART_BASE=0xff690000 CONFIG_DEBUG_UART_CLOCK=24000000 CONFIG_DEBUG_UART_SHIFT=2 CONFIG_SYS_NS16550=y CONFIG_ROCKCHIP_SERIAL=y CONFIG_ROCKCHIP_SPI=y CONFIG_SYSRESET=y CONFIG_DM_VIDEO=y CONFIG_DISPLAY=y CONFIG_VIDEO_ROCKCHIP=y CONFIG_CONSOLE_SCROLL_LINES=10 CONFIG_USE_TINY_PRINTF=y CONFIG_CMD_DHRYSTONE=y CONFIG_ERRNO_STR=y |
c420ef67e rockchip: Add sup... |
79 |
# CONFIG_SPL_OF_LIBFDT is not set |