Blame view
include/fsl_qbman.h
2.07 KB
83d290c56 SPDX: Convert all... |
1 |
/* SPDX-License-Identifier: GPL-2.0+ */ |
44262327a drivers/misc: Sha... |
2 3 |
/* * Copyright 2017 NXP |
44262327a drivers/misc: Sha... |
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 |
*/ #ifndef __FSL_QBMAN_H__ #define __FSL_QBMAN_H__ void fdt_fixup_qportals(void *blob); void fdt_fixup_bportals(void *blob); void inhibit_portals(void __iomem *addr, int max_portals, int arch_max_portals, int portal_cinh_size); void setup_qbman_portals(void); struct ccsr_qman { #ifdef CONFIG_SYS_FSL_QMAN_V3 u8 res0[0x200]; #else struct { u32 qcsp_lio_cfg; /* 0x0 - SW Portal n LIO cfg */ u32 qcsp_io_cfg; /* 0x4 - SW Portal n IO cfg */ u32 res; u32 qcsp_dd_cfg; /* 0xc - SW Portal Dynamic Debug cfg */ } qcsp[32]; #endif /* Not actually reserved, but irrelevant to u-boot */ u8 res[0xbf8 - 0x200]; u32 ip_rev_1; u32 ip_rev_2; u32 fqd_bare; /* FQD Extended Base Addr Register */ u32 fqd_bar; /* FQD Base Addr Register */ u8 res1[0x8]; u32 fqd_ar; /* FQD Attributes Register */ u8 res2[0xc]; u32 pfdr_bare; /* PFDR Extended Base Addr Register */ u32 pfdr_bar; /* PFDR Base Addr Register */ u8 res3[0x8]; u32 pfdr_ar; /* PFDR Attributes Register */ u8 res4[0x4c]; u32 qcsp_bare; /* QCSP Extended Base Addr Register */ u32 qcsp_bar; /* QCSP Base Addr Register */ u8 res5[0x78]; u32 ci_sched_cfg; /* Initiator Scheduling Configuration */ u32 srcidr; /* Source ID Register */ u32 liodnr; /* LIODN Register */ u8 res6[4]; u32 ci_rlm_cfg; /* Initiator Read Latency Monitor Cfg */ u32 ci_rlm_avg; /* Initiator Read Latency Monitor Avg */ u8 res7[0x2e8]; #ifdef CONFIG_SYS_FSL_QMAN_V3 struct { u32 qcsp_lio_cfg; /* 0x0 - SW Portal n LIO cfg */ u32 qcsp_io_cfg; /* 0x4 - SW Portal n IO cfg */ u32 res; u32 qcsp_dd_cfg; /* 0xc - SW Portal n Dynamic Debug cfg*/ } qcsp[50]; #endif }; struct ccsr_bman { /* Not actually reserved, but irrelevant to u-boot */ u8 res[0xbf8]; u32 ip_rev_1; u32 ip_rev_2; u32 fbpr_bare; /* FBPR Extended Base Addr Register */ u32 fbpr_bar; /* FBPR Base Addr Register */ u8 res1[0x8]; u32 fbpr_ar; /* FBPR Attributes Register */ u8 res2[0xf0]; u32 srcidr; /* Source ID Register */ u32 liodnr; /* LIODN Register */ u8 res7[0x2f4]; }; #endif /* __FSL_QBMAN_H__ */ |